[POWERPC] Make endianess of cfg_addr for indirect pci ops runtime
Make it so we do a runtime check to know if we need to write cfg_addr as big or little endian. This is needed if we want to allow 86xx support to co-exist in the same kernel as other 6xx PPCs. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
@@ -181,7 +181,7 @@ setup_python(struct pci_controller *hose, struct device_node *dev)
|
||||
}
|
||||
iounmap(reg);
|
||||
|
||||
setup_indirect_pci(hose, r.start + 0xf8000, r.start + 0xf8010);
|
||||
setup_indirect_pci(hose, r.start + 0xf8000, r.start + 0xf8010, 0);
|
||||
}
|
||||
|
||||
/* Marvell Discovery II based Pegasos 2 */
|
||||
@@ -277,13 +277,14 @@ chrp_find_bridges(void)
|
||||
hose->cfg_data = p;
|
||||
gg2_pci_config_base = p;
|
||||
} else if (is_pegasos == 1) {
|
||||
setup_indirect_pci(hose, 0xfec00cf8, 0xfee00cfc);
|
||||
setup_indirect_pci(hose, 0xfec00cf8, 0xfee00cfc, 0);
|
||||
} else if (is_pegasos == 2) {
|
||||
setup_peg2(hose, dev);
|
||||
} else if (!strncmp(model, "IBM,CPC710", 10)) {
|
||||
setup_indirect_pci(hose,
|
||||
r.start + 0x000f8000,
|
||||
r.start + 0x000f8010);
|
||||
r.start + 0x000f8010,
|
||||
0);
|
||||
if (index == 0) {
|
||||
dma = of_get_property(dev, "system-dma-base",
|
||||
&len);
|
||||
|
Reference in New Issue
Block a user