clk: tegra: Add aclk
This clock clocks the ADSP Cortex-A9. Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com> Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com> Tested-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:

committed by
Thierry Reding

parent
e827ba1840
commit
24c3ebef1a
@@ -396,6 +396,8 @@
|
||||
#define TEGRA210_CLK_PLL_C_UD 364
|
||||
#define TEGRA210_CLK_SCLK_MUX 365
|
||||
|
||||
#define TEGRA210_CLK_ACLK 370
|
||||
|
||||
#define TEGRA210_CLK_DMIC1_SYNC_CLK 388
|
||||
#define TEGRA210_CLK_DMIC1_SYNC_CLK_MUX 389
|
||||
#define TEGRA210_CLK_DMIC2_SYNC_CLK 390
|
||||
|
Reference in New Issue
Block a user