NTB: Handle 64bit BAR sizes
64bit BAR sizes are permissible with an NTB device. To support them various modifications and clean-ups were required, most significantly using 2 32bit scratch pad registers for each BAR. Also, modify the driver to allow more than 2 Memory Windows. Signed-off-by: Jon Mason <jon.mason@intel.com>
此提交包含在:
@@ -1027,8 +1027,8 @@ static int ntb_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)
|
||||
ndev->mw[i].vbase =
|
||||
ioremap_wc(pci_resource_start(pdev, MW_TO_BAR(i)),
|
||||
ndev->mw[i].bar_sz);
|
||||
dev_info(&pdev->dev, "MW %d size %d\n", i,
|
||||
(u32) pci_resource_len(pdev, MW_TO_BAR(i)));
|
||||
dev_info(&pdev->dev, "MW %d size %llu\n", i,
|
||||
pci_resource_len(pdev, MW_TO_BAR(i)));
|
||||
if (!ndev->mw[i].vbase) {
|
||||
dev_warn(&pdev->dev, "Cannot remap BAR %d\n",
|
||||
MW_TO_BAR(i));
|
||||
|
新增問題並參考
封鎖使用者