xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

MIPS: set mips32r5 for virt extensions

Browse Source 
[ Upstream commit c994a3ec7ecc8bd2a837b2061e8a76eb8efc082b ]

Clang's integrated assembler only accepts these instructions when the
cpu is set to mips32r5. With this change, we can assemble
malta_defconfig with Clang via `make LLVM_IAS=1`.

Link: https://github.com/ClangBuiltLinux/linux/issues/763
Reported-by: Dmitry Golovin <dima@golovin.in>
Signed-off-by: Nick Desaulniers <ndesaulniers@google.com>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
Nick Desaulniers
2021-06-28 14:50:26 -07:00
committed by Greg Kroah-Hartman
parent ff4762bcb9
commit 10f8fca676
1 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
arch/mips/include/asm/mipsregs.h
View File

@@ -2073,7 +2073,7 @@ _ASM_MACRO_0(tlbginvf, _ASM_INSN_IF_MIPS(0x4200000c)
({ int __res; \ ({ int __res; \
__asm__ __volatile__( \ __asm__ __volatile__( \
".set\tpush\n\t" \ ".set\tpush\n\t" \
".set\tmips32r2\n\t" \ ".set\tmips32r5\n\t" \
_ASM_SET_VIRT \ _ASM_SET_VIRT \
"mfgc0\t%0, " #source ", %1\n\t" \ "mfgc0\t%0, " #source ", %1\n\t" \
".set\tpop" \ ".set\tpop" \
@@ -2086,7 +2086,7 @@ _ASM_MACRO_0(tlbginvf, _ASM_INSN_IF_MIPS(0x4200000c)
({ unsigned long long __res; \ ({ unsigned long long __res; \
__asm__ __volatile__( \ __asm__ __volatile__( \
".set\tpush\n\t" \ ".set\tpush\n\t" \
".set\tmips64r2\n\t" \ ".set\tmips64r5\n\t" \
_ASM_SET_VIRT \ _ASM_SET_VIRT \
"dmfgc0\t%0, " #source ", %1\n\t" \ "dmfgc0\t%0, " #source ", %1\n\t" \
".set\tpop" \ ".set\tpop" \
@@ -2099,7 +2099,7 @@ _ASM_MACRO_0(tlbginvf, _ASM_INSN_IF_MIPS(0x4200000c)
do { \ do { \
__asm__ __volatile__( \ __asm__ __volatile__( \
".set\tpush\n\t" \ ".set\tpush\n\t" \
".set\tmips32r2\n\t" \ ".set\tmips32r5\n\t" \
_ASM_SET_VIRT \ _ASM_SET_VIRT \
"mtgc0\t%z0, " #register ", %1\n\t" \ "mtgc0\t%z0, " #register ", %1\n\t" \
".set\tpop" \ ".set\tpop" \
@@ -2111,7 +2111,7 @@ do { \
do { \ do { \
__asm__ __volatile__( \ __asm__ __volatile__( \
".set\tpush\n\t" \ ".set\tpush\n\t" \
".set\tmips64r2\n\t" \ ".set\tmips64r5\n\t" \
_ASM_SET_VIRT \ _ASM_SET_VIRT \
"dmtgc0\t%z0, " #register ", %1\n\t" \ "dmtgc0\t%z0, " #register ", %1\n\t" \
".set\tpop" \ ".set\tpop" \