xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

powerpc: Remove power3 from comments

Browse Source 
There are still a few occurences where it remains, because it helps to
explain something that persists.

Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
This commit is contained in:
Michael Ellerman
2014-07-10 12:29:24 +10:00
committed by Benjamin Herrenschmidt
parent 086dddc15f
commit 0f369103ce
4 changed files with 4 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
arch/powerpc/lib/copyuser_64.S
View File

@@ -461,8 +461,7 @@ END_FTR_SECTION_IFCLR(CPU_FTR_UNALIGNED_LD_STD)
/* /*
* Routine to copy a whole page of data, optimized for POWER4. * Routine to copy a whole page of data, optimized for POWER4.
* On POWER4 it is more than 50% faster than the simple loop * On POWER4 it is more than 50% faster than the simple loop
* above (following the .Ldst_aligned label) but it runs slightly * above (following the .Ldst_aligned label).
* slower on POWER3.
*/ */
.Lcopy_page_4K: .Lcopy_page_4K:
std r31,-32(1) std r31,-32(1)

2
arch/powerpc/mm/mmu_context_hash32.c
View File

@@ -2,7 +2,7 @@
* This file contains the routines for handling the MMU on those * This file contains the routines for handling the MMU on those
* PowerPC implementations where the MMU substantially follows the * PowerPC implementations where the MMU substantially follows the
* architecture specification. This includes the 6xx, 7xx, 7xxx, * architecture specification. This includes the 6xx, 7xx, 7xxx,
* 8260, and POWER3 implementations but excludes the 8xx and 4xx. * and 8260 implementations but excludes the 8xx and 4xx.
* -- paulus * -- paulus
* *
* Derived from arch/ppc/mm/init.c: * Derived from arch/ppc/mm/init.c:

2
arch/powerpc/mm/ppc_mmu_32.c
View File

@@ -2,7 +2,7 @@
* This file contains the routines for handling the MMU on those * This file contains the routines for handling the MMU on those
* PowerPC implementations where the MMU substantially follows the * PowerPC implementations where the MMU substantially follows the
* architecture specification. This includes the 6xx, 7xx, 7xxx, * architecture specification. This includes the 6xx, 7xx, 7xxx,
* 8260, and POWER3 implementations but excludes the 8xx and 4xx. * and 8260 implementations but excludes the 8xx and 4xx.
* -- paulus * -- paulus
* *
* Derived from arch/ppc/mm/init.c: * Derived from arch/ppc/mm/init.c:

2
arch/powerpc/platforms/Kconfig.cputype
View File

@@ -61,7 +61,7 @@ choice
help help
There are two families of 64 bit PowerPC chips supported. There are two families of 64 bit PowerPC chips supported.
The most common ones are the desktop and server CPUs The most common ones are the desktop and server CPUs
(POWER3, RS64, POWER4, POWER5, POWER5+, POWER6, ...) (POWER4, POWER5, 970, POWER5+, POWER6, POWER7, POWER8 ...)
The other are the "embedded" processors compliant with the The other are the "embedded" processors compliant with the
"Book 3E" variant of the architecture "Book 3E" variant of the architecture