xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

powerpc/qe: update risc allocation for QE

Browse Source 
Change the RISC allocation to macros instead of enum, add function to read
the number of risc engines from the new property "fsl,qe-num-riscs" under
the qe node in dts. Add new property "fsl,qe-num-riscs" description in
qe.txt

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Acked-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
Haiying Wang
2009-05-01 15:40:47 -04:00
committed by Kumar Gala
parent ea5130dcb4
commit 06c4435021
3 changed files with 41 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
Documentation/powerpc/dts-bindings/fsl/cpm_qe/qe.txt
View File

@@ -17,6 +17,7 @@ Required properties:
- model : precise model of the QE, Can be "QE", "CPM", or "CPM2"
- reg : offset and length of the device registers.
- bus-frequency : the clock frequency for QUICC Engine.
- fsl,qe-num-riscs: define how many RISC engines the QE has.
Recommended properties
- brg-frequency : the internal clock source frequency for baud-rate