xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: dts: omap5-uevm: fix mcspi node pin descriptions

Browse Source 
Correct mcspi pin descriptions to match corresponding node name and
add chip select number to be consistent with OMAP5 TRM.

Signed-off-by: Eric Witcher <ewitcher@mindspring.com>
Signed-off-by: Benoit Cousson <bcousson@baylibre.com>
This commit is contained in:
Eric Witcher
2013-10-18 02:42:34 -04:00
committed by Benoit Cousson
parent e7243b7673
commit 05bc85d1b5
1 changed files with 9 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

18
arch/arm/boot/dts/omap5-uevm.dts
View File

@@ -131,25 +131,25 @@
0xbc (PIN_INPUT | MUX_MODE0) /* mcspi2_clk */ 0xbc (PIN_INPUT | MUX_MODE0) /* mcspi2_clk */
0xbe (PIN_INPUT | MUX_MODE0) /* mcspi2_simo */ 0xbe (PIN_INPUT | MUX_MODE0) /* mcspi2_simo */
0xc0 (PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi2_somi */ 0xc0 (PIN_INPUT_PULLUP | MUX_MODE0) /* mcspi2_somi */
0xc2 (PIN_OUTPUT | MUX_MODE0) /* mcspi2_cs */ 0xc2 (PIN_OUTPUT | MUX_MODE0) /* mcspi2_cs0 */
>; >;
}; };
mcspi3_pins: pinmux_mcspi3_pins { mcspi3_pins: pinmux_mcspi3_pins {
pinctrl-single,pins = < pinctrl-single,pins = <
0x78 (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */ 0x78 (PIN_INPUT | MUX_MODE1) /* mcspi3_somi */
0x7a (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */ 0x7a (PIN_INPUT | MUX_MODE1) /* mcspi3_cs0 */
0x7c (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */ 0x7c (PIN_INPUT | MUX_MODE1) /* mcspi3_simo */
0x7e (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */ 0x7e (PIN_INPUT | MUX_MODE1) /* mcspi3_clk */
>; >;
}; };
mcspi4_pins: pinmux_mcspi4_pins { mcspi4_pins: pinmux_mcspi4_pins {
pinctrl-single,pins = < pinctrl-single,pins = <
0x164 (PIN_INPUT | MUX_MODE1) /* mcspi2_clk */ 0x164 (PIN_INPUT | MUX_MODE1) /* mcspi4_clk */
0x168 (PIN_INPUT | MUX_MODE1) /* mcspi2_simo */ 0x168 (PIN_INPUT | MUX_MODE1) /* mcspi4_simo */
0x16a (PIN_INPUT | MUX_MODE1) /* mcspi2_somi */ 0x16a (PIN_INPUT | MUX_MODE1) /* mcspi4_somi */
0x16c (PIN_INPUT | MUX_MODE1) /* mcspi2_cs */ 0x16c (PIN_INPUT | MUX_MODE1) /* mcspi4_cs0 */
>; >;
}; };