csky: Cache and TLB routines
This patch adds cache and tlb sync codes for abiv1 & abiv2. Signed-off-by: Guo Ren <ren_guo@c-sky.com> Reviewed-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
13
arch/csky/include/uapi/asm/cachectl.h
Normal file
13
arch/csky/include/uapi/asm/cachectl.h
Normal file
@@ -0,0 +1,13 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
|
||||
#ifndef __ASM_CSKY_CACHECTL_H
|
||||
#define __ASM_CSKY_CACHECTL_H
|
||||
|
||||
/*
|
||||
* See "man cacheflush"
|
||||
*/
|
||||
#define ICACHE (1<<0)
|
||||
#define DCACHE (1<<1)
|
||||
#define BCACHE (ICACHE|DCACHE)
|
||||
|
||||
#endif /* __ASM_CSKY_CACHECTL_H */
|
Reference in New Issue
Block a user