qpnp-pdphy.c 23 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/kernel.h>
  7. #include <linux/slab.h>
  8. #include <linux/regmap.h>
  9. #include <linux/regulator/consumer.h>
  10. #include <linux/interrupt.h>
  11. #include <linux/platform_device.h>
  12. #include <linux/delay.h>
  13. #include <linux/of.h>
  14. #include <linux/irq.h>
  15. #include <linux/of_irq.h>
  16. #include <linux/debugfs.h>
  17. #include <linux/seq_file.h>
  18. #include <linux/sched.h>
  19. #include <linux/wait.h>
  20. #include "usbpd.h"
  21. #define USB_PDPHY_MAX_DATA_OBJ_LEN 28
  22. #define USB_PDPHY_MSG_HDR_LEN 2
  23. /* PD PHY register offsets and bit fields */
  24. #define USB_PDPHY_MSG_CONFIG 0x40
  25. #define MSG_CONFIG_PORT_DATA_ROLE BIT(3)
  26. #define MSG_CONFIG_PORT_POWER_ROLE BIT(2)
  27. #define MSG_CONFIG_SPEC_REV_MASK (BIT(1) | BIT(0))
  28. #define USB_PDPHY_EN_CONTROL 0x46
  29. #define CONTROL_ENABLE BIT(0)
  30. #define USB_PDPHY_RX_STATUS 0x4A
  31. #define RX_FRAME_TYPE (BIT(0) | BIT(1) | BIT(2))
  32. #define USB_PDPHY_FRAME_FILTER 0x4C
  33. #define FRAME_FILTER_EN_HARD_RESET BIT(5)
  34. #define FRAME_FILTER_EN_SOP BIT(0)
  35. #define USB_PDPHY_TX_SIZE 0x42
  36. #define TX_SIZE_MASK 0xF
  37. #define USB_PDPHY_TX_CONTROL 0x44
  38. #define TX_CONTROL_RETRY_COUNT(n) (((n) & 0x3) << 5)
  39. #define TX_CONTROL_FRAME_TYPE (BIT(4) | BIT(3) | BIT(2))
  40. #define TX_CONTROL_FRAME_TYPE_CABLE_RESET (0x1 << 2)
  41. #define TX_CONTROL_SEND_SIGNAL BIT(1)
  42. #define TX_CONTROL_SEND_MSG BIT(0)
  43. #define USB_PDPHY_RX_SIZE 0x48
  44. #define USB_PDPHY_RX_ACKNOWLEDGE 0x4B
  45. #define RX_BUFFER_TOKEN BIT(0)
  46. #define USB_PDPHY_BIST_MODE 0x4E
  47. #define BIST_MODE_MASK 0xF
  48. #define BIST_ENABLE BIT(7)
  49. #define PD_MSG_BIST 0x3
  50. #define PD_BIST_TEST_DATA_MODE 0x8
  51. #define USB_PDPHY_TX_BUFFER_HDR 0x60
  52. #define USB_PDPHY_TX_BUFFER_DATA 0x62
  53. #define USB_PDPHY_RX_BUFFER 0x80
  54. /* VDD regulator */
  55. #define VDD_PDPHY_VOL_MIN 2800000 /* uV */
  56. #define VDD_PDPHY_VOL_MAX 3300000 /* uV */
  57. #define VDD_PDPHY_HPM_LOAD 3000 /* uA */
  58. /* Message Spec Rev field */
  59. #define PD_MSG_HDR_REV(hdr) (((hdr) >> 6) & 3)
  60. /* timers */
  61. #define RECEIVER_RESPONSE_TIME 15 /* tReceiverResponse */
  62. #define HARD_RESET_COMPLETE_TIME 5 /* tHardResetComplete */
  63. struct usb_pdphy {
  64. struct device *dev;
  65. struct regmap *regmap;
  66. u16 base;
  67. struct regulator *vdd_pdphy;
  68. /* irqs */
  69. int sig_tx_irq;
  70. int sig_rx_irq;
  71. int msg_tx_irq;
  72. int msg_rx_irq;
  73. int msg_tx_failed_irq;
  74. int msg_tx_discarded_irq;
  75. int msg_rx_discarded_irq;
  76. bool sig_rx_wake_enabled;
  77. bool msg_rx_wake_enabled;
  78. void (*signal_cb)(struct usbpd *pd, enum pd_sig_type sig);
  79. void (*msg_rx_cb)(struct usbpd *pd, enum pd_sop_type sop,
  80. u8 *buf, size_t len);
  81. void (*shutdown_cb)(struct usbpd *pd);
  82. /* write waitq */
  83. wait_queue_head_t tx_waitq;
  84. bool is_opened;
  85. int tx_status;
  86. u8 frame_filter_val;
  87. bool in_test_data_mode;
  88. enum data_role data_role;
  89. enum power_role power_role;
  90. struct usbpd *usbpd;
  91. /* debug */
  92. struct dentry *debug_root;
  93. unsigned int tx_bytes; /* hdr + data */
  94. unsigned int rx_bytes; /* hdr + data */
  95. unsigned int sig_tx_cnt;
  96. unsigned int sig_rx_cnt;
  97. unsigned int msg_tx_cnt;
  98. unsigned int msg_rx_cnt;
  99. unsigned int msg_tx_failed_cnt;
  100. unsigned int msg_tx_discarded_cnt;
  101. unsigned int msg_rx_discarded_cnt;
  102. };
  103. static struct usb_pdphy *__pdphy;
  104. static int pdphy_dbg_status(struct seq_file *s, void *p)
  105. {
  106. struct usb_pdphy *pdphy = s->private;
  107. seq_printf(s,
  108. "PD Phy driver status\n"
  109. "==================================================\n");
  110. seq_printf(s, "opened: %10d\n", pdphy->is_opened);
  111. seq_printf(s, "tx status: %10d\n", pdphy->tx_status);
  112. seq_printf(s, "tx bytes: %10u\n", pdphy->tx_bytes);
  113. seq_printf(s, "rx bytes: %10u\n", pdphy->rx_bytes);
  114. seq_printf(s, "data role: %10u\n", pdphy->data_role);
  115. seq_printf(s, "power role: %10u\n", pdphy->power_role);
  116. seq_printf(s, "frame filter: %10u\n", pdphy->frame_filter_val);
  117. seq_printf(s, "sig tx cnt: %10u\n", pdphy->sig_tx_cnt);
  118. seq_printf(s, "sig rx cnt: %10u\n", pdphy->sig_rx_cnt);
  119. seq_printf(s, "msg tx cnt: %10u\n", pdphy->msg_tx_cnt);
  120. seq_printf(s, "msg rx cnt: %10u\n", pdphy->msg_rx_cnt);
  121. seq_printf(s, "msg tx failed cnt: %10u\n",
  122. pdphy->msg_tx_failed_cnt);
  123. seq_printf(s, "msg tx discarded cnt: %10u\n",
  124. pdphy->msg_tx_discarded_cnt);
  125. seq_printf(s, "msg rx discarded cnt: %10u\n",
  126. pdphy->msg_rx_discarded_cnt);
  127. return 0;
  128. }
  129. static int pdphy_dbg_status_open(struct inode *inode, struct file *file)
  130. {
  131. return single_open(file, pdphy_dbg_status, inode->i_private);
  132. }
  133. static const struct file_operations status_ops = {
  134. .owner = THIS_MODULE,
  135. .open = pdphy_dbg_status_open,
  136. .llseek = seq_lseek,
  137. .read = seq_read,
  138. .release = single_release,
  139. };
  140. static void pdphy_create_debugfs_entries(struct usb_pdphy *pdphy)
  141. {
  142. struct dentry *ent;
  143. pdphy->debug_root = debugfs_create_dir("usb-pdphy", NULL);
  144. if (!pdphy->debug_root) {
  145. dev_warn(pdphy->dev, "Couldn't create debug dir\n");
  146. return;
  147. }
  148. ent = debugfs_create_file("status", 0400, pdphy->debug_root, pdphy,
  149. &status_ops);
  150. if (!ent) {
  151. dev_warn(pdphy->dev, "Couldn't create status file\n");
  152. debugfs_remove(pdphy->debug_root);
  153. }
  154. }
  155. static int pdphy_enable_power(struct usb_pdphy *pdphy, bool on)
  156. {
  157. int ret = 0;
  158. dev_dbg(pdphy->dev, "%s turn %s regulator.\n", __func__,
  159. on ? "on" : "off");
  160. if (!on)
  161. goto disable_pdphy_vdd;
  162. ret = regulator_set_load(pdphy->vdd_pdphy, VDD_PDPHY_HPM_LOAD);
  163. if (ret < 0) {
  164. dev_err(pdphy->dev, "Unable to set HPM of vdd_pdphy:%d\n", ret);
  165. return ret;
  166. }
  167. ret = regulator_set_voltage(pdphy->vdd_pdphy, VDD_PDPHY_VOL_MIN,
  168. VDD_PDPHY_VOL_MAX);
  169. if (ret) {
  170. dev_err(pdphy->dev,
  171. "set voltage failed for vdd_pdphy:%d\n", ret);
  172. goto put_pdphy_vdd_lpm;
  173. }
  174. ret = regulator_enable(pdphy->vdd_pdphy);
  175. if (ret) {
  176. dev_err(pdphy->dev, "Unable to enable vdd_pdphy:%d\n", ret);
  177. goto unset_pdphy_vdd;
  178. }
  179. dev_dbg(pdphy->dev, "%s: PD PHY regulator turned ON.\n", __func__);
  180. return ret;
  181. disable_pdphy_vdd:
  182. ret = regulator_disable(pdphy->vdd_pdphy);
  183. if (ret)
  184. dev_err(pdphy->dev, "Unable to disable vdd_pdphy:%d\n", ret);
  185. unset_pdphy_vdd:
  186. ret = regulator_set_voltage(pdphy->vdd_pdphy, 0, VDD_PDPHY_VOL_MAX);
  187. if (ret)
  188. dev_err(pdphy->dev,
  189. "Unable to set (0) voltage for vdd_pdphy:%d\n", ret);
  190. put_pdphy_vdd_lpm:
  191. ret = regulator_set_load(pdphy->vdd_pdphy, 0);
  192. if (ret < 0)
  193. dev_err(pdphy->dev, "Unable to set (0) HPM of vdd_pdphy\n");
  194. return ret;
  195. }
  196. void pdphy_enable_irq(struct usb_pdphy *pdphy, bool enable)
  197. {
  198. if (enable) {
  199. enable_irq(pdphy->sig_tx_irq);
  200. enable_irq(pdphy->sig_rx_irq);
  201. pdphy->sig_rx_wake_enabled =
  202. !enable_irq_wake(pdphy->sig_rx_irq);
  203. enable_irq(pdphy->msg_tx_irq);
  204. if (!pdphy->in_test_data_mode) {
  205. enable_irq(pdphy->msg_rx_irq);
  206. pdphy->msg_rx_wake_enabled =
  207. !enable_irq_wake(pdphy->msg_rx_irq);
  208. }
  209. enable_irq(pdphy->msg_tx_failed_irq);
  210. enable_irq(pdphy->msg_tx_discarded_irq);
  211. enable_irq(pdphy->msg_rx_discarded_irq);
  212. return;
  213. }
  214. disable_irq(pdphy->sig_tx_irq);
  215. disable_irq(pdphy->sig_rx_irq);
  216. if (pdphy->sig_rx_wake_enabled) {
  217. disable_irq_wake(pdphy->sig_rx_irq);
  218. pdphy->sig_rx_wake_enabled = false;
  219. }
  220. disable_irq(pdphy->msg_tx_irq);
  221. if (!pdphy->in_test_data_mode)
  222. disable_irq(pdphy->msg_rx_irq);
  223. if (pdphy->msg_rx_wake_enabled) {
  224. disable_irq_wake(pdphy->msg_rx_irq);
  225. pdphy->msg_rx_wake_enabled = false;
  226. }
  227. disable_irq(pdphy->msg_tx_failed_irq);
  228. disable_irq(pdphy->msg_tx_discarded_irq);
  229. disable_irq(pdphy->msg_rx_discarded_irq);
  230. }
  231. static int pdphy_reg_read(struct usb_pdphy *pdphy, u8 *val, u16 addr, int count)
  232. {
  233. int ret;
  234. ret = regmap_bulk_read(pdphy->regmap, pdphy->base + addr, val, count);
  235. if (ret) {
  236. dev_err(pdphy->dev, "read failed: addr=0x%04x, ret=%d\n",
  237. pdphy->base + addr, ret);
  238. return ret;
  239. }
  240. return 0;
  241. }
  242. /* Write multiple registers to device with block of data */
  243. static int pdphy_bulk_reg_write(struct usb_pdphy *pdphy, u16 addr,
  244. const void *val, u8 val_cnt)
  245. {
  246. int ret;
  247. ret = regmap_bulk_write(pdphy->regmap, pdphy->base + addr,
  248. val, val_cnt);
  249. if (ret) {
  250. dev_err(pdphy->dev, "bulk write failed: addr=0x%04x, ret=%d\n",
  251. pdphy->base + addr, ret);
  252. return ret;
  253. }
  254. return 0;
  255. }
  256. /* Writes a single byte to the specified register */
  257. static inline int pdphy_reg_write(struct usb_pdphy *pdphy, u16 addr, u8 val)
  258. {
  259. return pdphy_bulk_reg_write(pdphy, addr, &val, 1);
  260. }
  261. /* Writes to the specified register limited by the bit mask */
  262. static int pdphy_masked_write(struct usb_pdphy *pdphy, u16 addr,
  263. u8 mask, u8 val)
  264. {
  265. int ret;
  266. ret = regmap_update_bits(pdphy->regmap, pdphy->base + addr, mask, val);
  267. if (ret) {
  268. dev_err(pdphy->dev, "write failed: addr=0x%04x, ret=%d\n",
  269. pdphy->base + addr, ret);
  270. return ret;
  271. }
  272. return 0;
  273. }
  274. int pd_phy_update_roles(enum data_role dr, enum power_role pr)
  275. {
  276. struct usb_pdphy *pdphy = __pdphy;
  277. return pdphy_masked_write(pdphy, USB_PDPHY_MSG_CONFIG,
  278. (MSG_CONFIG_PORT_DATA_ROLE | MSG_CONFIG_PORT_POWER_ROLE),
  279. ((dr == DR_DFP ? MSG_CONFIG_PORT_DATA_ROLE : 0) |
  280. (pr == PR_SRC ? MSG_CONFIG_PORT_POWER_ROLE : 0)));
  281. }
  282. EXPORT_SYMBOL(pd_phy_update_roles);
  283. int pd_phy_update_frame_filter(u8 frame_filter_val)
  284. {
  285. struct usb_pdphy *pdphy = __pdphy;
  286. return pdphy_reg_write(pdphy, USB_PDPHY_FRAME_FILTER, frame_filter_val);
  287. }
  288. EXPORT_SYMBOL(pd_phy_update_frame_filter);
  289. int pd_phy_open(struct pd_phy_params *params)
  290. {
  291. int ret;
  292. struct usb_pdphy *pdphy = __pdphy;
  293. if (!pdphy) {
  294. pr_err("%s: pdphy not found\n", __func__);
  295. return -ENODEV;
  296. }
  297. if (pdphy->is_opened) {
  298. dev_err(pdphy->dev, "%s: already opened\n", __func__);
  299. return -EBUSY;
  300. }
  301. pdphy->signal_cb = params->signal_cb;
  302. pdphy->msg_rx_cb = params->msg_rx_cb;
  303. pdphy->shutdown_cb = params->shutdown_cb;
  304. pdphy->data_role = params->data_role;
  305. pdphy->power_role = params->power_role;
  306. pdphy->frame_filter_val = params->frame_filter_val;
  307. dev_dbg(pdphy->dev, "%s: DR %x PR %x frame filter val %x\n", __func__,
  308. pdphy->data_role, pdphy->power_role, pdphy->frame_filter_val);
  309. ret = pdphy_enable_power(pdphy, true);
  310. if (ret)
  311. return ret;
  312. /* update data and power role to be used in GoodCRC generation */
  313. ret = pd_phy_update_roles(pdphy->data_role, pdphy->power_role);
  314. if (ret)
  315. return ret;
  316. /* PD 2.0 phy */
  317. ret = pdphy_masked_write(pdphy, USB_PDPHY_MSG_CONFIG,
  318. MSG_CONFIG_SPEC_REV_MASK, USBPD_REV_20);
  319. if (ret)
  320. return ret;
  321. ret = pdphy_reg_write(pdphy, USB_PDPHY_EN_CONTROL, 0);
  322. if (ret)
  323. return ret;
  324. ret = pdphy_reg_write(pdphy, USB_PDPHY_EN_CONTROL, CONTROL_ENABLE);
  325. if (ret)
  326. return ret;
  327. /* update frame filter */
  328. ret = pdphy_reg_write(pdphy, USB_PDPHY_FRAME_FILTER,
  329. pdphy->frame_filter_val);
  330. if (ret)
  331. return ret;
  332. /* initialize Rx buffer ownership to PDPHY HW */
  333. ret = pdphy_reg_write(pdphy, USB_PDPHY_RX_ACKNOWLEDGE, 0);
  334. if (ret)
  335. return ret;
  336. pdphy->is_opened = true;
  337. pdphy_enable_irq(pdphy, true);
  338. return ret;
  339. }
  340. EXPORT_SYMBOL(pd_phy_open);
  341. int pd_phy_signal(enum pd_sig_type sig)
  342. {
  343. u8 val;
  344. int ret;
  345. struct usb_pdphy *pdphy = __pdphy;
  346. dev_dbg(pdphy->dev, "%s: type %d\n", __func__, sig);
  347. if (!pdphy) {
  348. pr_err("%s: pdphy not found\n", __func__);
  349. return -ENODEV;
  350. }
  351. if (!pdphy->is_opened) {
  352. dev_dbg(pdphy->dev, "%s: pdphy disabled\n", __func__);
  353. return -ENODEV;
  354. }
  355. pdphy->tx_status = -EINPROGRESS;
  356. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_CONTROL, 0);
  357. if (ret)
  358. return ret;
  359. usleep_range(2, 3);
  360. val = (sig == CABLE_RESET_SIG ? TX_CONTROL_FRAME_TYPE_CABLE_RESET : 0)
  361. | TX_CONTROL_SEND_SIGNAL;
  362. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_CONTROL, val);
  363. if (ret)
  364. return ret;
  365. ret = wait_event_interruptible_hrtimeout(pdphy->tx_waitq,
  366. pdphy->tx_status != -EINPROGRESS,
  367. ms_to_ktime(HARD_RESET_COMPLETE_TIME));
  368. if (ret) {
  369. dev_err(pdphy->dev, "%s: failed ret %d\n", __func__, ret);
  370. return ret;
  371. }
  372. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_CONTROL, 0);
  373. if (pdphy->tx_status)
  374. return pdphy->tx_status;
  375. if (sig == HARD_RESET_SIG)
  376. /* Frame filter is reconfigured in pd_phy_open() */
  377. return pdphy_reg_write(pdphy, USB_PDPHY_FRAME_FILTER, 0);
  378. return 0;
  379. }
  380. EXPORT_SYMBOL(pd_phy_signal);
  381. int pd_phy_write(u16 hdr, const u8 *data, size_t data_len, enum pd_sop_type sop)
  382. {
  383. u8 val;
  384. int ret;
  385. size_t total_len = data_len + USB_PDPHY_MSG_HDR_LEN;
  386. struct usb_pdphy *pdphy = __pdphy;
  387. unsigned int msg_rx_cnt;
  388. if (!pdphy) {
  389. pr_err("%s: pdphy not found\n", __func__);
  390. return -ENODEV;
  391. }
  392. msg_rx_cnt = pdphy->msg_rx_cnt;
  393. if (!pdphy->is_opened) {
  394. dev_dbg(pdphy->dev, "%s: pdphy disabled\n", __func__);
  395. return -ENODEV;
  396. }
  397. dev_dbg(pdphy->dev, "%s: hdr %x frame sop_type %d\n",
  398. __func__, hdr, sop);
  399. if (data_len > USB_PDPHY_MAX_DATA_OBJ_LEN) {
  400. dev_err(pdphy->dev, "%s: invalid data object len %zu\n",
  401. __func__, data_len);
  402. return -EINVAL;
  403. }
  404. ret = pdphy_reg_read(pdphy, &val, USB_PDPHY_RX_ACKNOWLEDGE, 1);
  405. if (ret || val) {
  406. dev_err(pdphy->dev, "%s: RX message pending\n", __func__);
  407. return -EBUSY;
  408. }
  409. pdphy->tx_status = -EINPROGRESS;
  410. /* write 2 byte SOP message header */
  411. ret = pdphy_bulk_reg_write(pdphy, USB_PDPHY_TX_BUFFER_HDR, (u8 *)&hdr,
  412. USB_PDPHY_MSG_HDR_LEN);
  413. if (ret)
  414. return ret;
  415. if (data && data_len) {
  416. print_hex_dump_debug("tx data obj:", DUMP_PREFIX_NONE, 32, 4,
  417. data, data_len, false);
  418. /* write data objects of SOP message */
  419. ret = pdphy_bulk_reg_write(pdphy, USB_PDPHY_TX_BUFFER_DATA,
  420. data, data_len);
  421. if (ret)
  422. return ret;
  423. }
  424. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_SIZE, total_len - 1);
  425. if (ret)
  426. return ret;
  427. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_CONTROL, 0);
  428. if (ret)
  429. return ret;
  430. usleep_range(2, 3);
  431. val = (sop << 2) | TX_CONTROL_SEND_MSG;
  432. /* nRetryCount == 2 for PD 3.0, 3 for PD 2.0 */
  433. if (PD_MSG_HDR_REV(hdr) == USBPD_REV_30)
  434. val |= TX_CONTROL_RETRY_COUNT(2);
  435. else
  436. val |= TX_CONTROL_RETRY_COUNT(3);
  437. if (msg_rx_cnt != pdphy->msg_rx_cnt) {
  438. dev_err(pdphy->dev, "%s: RX message arrived\n", __func__);
  439. return -EBUSY;
  440. }
  441. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_CONTROL, val);
  442. if (ret)
  443. return ret;
  444. ret = wait_event_interruptible_hrtimeout(pdphy->tx_waitq,
  445. pdphy->tx_status != -EINPROGRESS,
  446. ms_to_ktime(RECEIVER_RESPONSE_TIME));
  447. if (ret) {
  448. dev_err(pdphy->dev, "%s: failed ret %d\n", __func__, ret);
  449. return ret;
  450. }
  451. if (!pdphy->tx_status)
  452. pdphy->tx_bytes += data_len + USB_PDPHY_MSG_HDR_LEN;
  453. return pdphy->tx_status ? pdphy->tx_status : 0;
  454. }
  455. EXPORT_SYMBOL(pd_phy_write);
  456. void pd_phy_close(void)
  457. {
  458. int ret;
  459. struct usb_pdphy *pdphy = __pdphy;
  460. if (!pdphy) {
  461. pr_err("%s: pdphy not found\n", __func__);
  462. return;
  463. }
  464. if (!pdphy->is_opened) {
  465. dev_err(pdphy->dev, "%s: not opened\n", __func__);
  466. return;
  467. }
  468. pdphy->is_opened = false;
  469. pdphy_enable_irq(pdphy, false);
  470. pdphy->tx_status = -ESHUTDOWN;
  471. wake_up_all(&pdphy->tx_waitq);
  472. pdphy_reg_write(pdphy, USB_PDPHY_BIST_MODE, 0);
  473. pdphy->in_test_data_mode = false;
  474. ret = pdphy_reg_write(pdphy, USB_PDPHY_TX_CONTROL, 0);
  475. if (ret)
  476. return;
  477. ret = pdphy_reg_write(pdphy, USB_PDPHY_EN_CONTROL, 0);
  478. if (ret)
  479. return;
  480. pdphy_enable_power(pdphy, false);
  481. }
  482. EXPORT_SYMBOL(pd_phy_close);
  483. struct pd_phy_ops pdphy_ops = {
  484. .open = pd_phy_open,
  485. .write = pd_phy_write,
  486. .close = pd_phy_close,
  487. .signal = pd_phy_signal,
  488. .update_roles = pd_phy_update_roles,
  489. .update_frame_filter = pd_phy_update_frame_filter,
  490. };
  491. static irqreturn_t pdphy_msg_tx_irq(int irq, void *data)
  492. {
  493. struct usb_pdphy *pdphy = data;
  494. /* TX already aborted by received signal */
  495. if (pdphy->tx_status != -EINPROGRESS)
  496. return IRQ_HANDLED;
  497. if (irq == pdphy->msg_tx_irq) {
  498. pdphy->msg_tx_cnt++;
  499. pdphy->tx_status = 0;
  500. } else if (irq == pdphy->msg_tx_discarded_irq) {
  501. pdphy->msg_tx_discarded_cnt++;
  502. pdphy->tx_status = -EBUSY;
  503. } else if (irq == pdphy->msg_tx_failed_irq) {
  504. pdphy->msg_tx_failed_cnt++;
  505. pdphy->tx_status = -EFAULT;
  506. } else {
  507. dev_err(pdphy->dev, "spurious irq #%d received\n", irq);
  508. return IRQ_NONE;
  509. }
  510. wake_up(&pdphy->tx_waitq);
  511. return IRQ_HANDLED;
  512. }
  513. static irqreturn_t pdphy_msg_rx_discarded_irq(int irq, void *data)
  514. {
  515. struct usb_pdphy *pdphy = data;
  516. pdphy->msg_rx_discarded_cnt++;
  517. return IRQ_HANDLED;
  518. }
  519. static irqreturn_t pdphy_sig_rx_irq_thread(int irq, void *data)
  520. {
  521. u8 rx_status, frame_type;
  522. int ret;
  523. struct usb_pdphy *pdphy = data;
  524. pdphy->sig_rx_cnt++;
  525. ret = pdphy_reg_read(pdphy, &rx_status, USB_PDPHY_RX_STATUS, 1);
  526. if (ret)
  527. goto done;
  528. frame_type = rx_status & RX_FRAME_TYPE;
  529. if (frame_type != HARD_RESET_SIG) {
  530. dev_err(pdphy->dev, "%s:unsupported frame type %d\n",
  531. __func__, frame_type);
  532. goto done;
  533. }
  534. /* Frame filter is reconfigured in pd_phy_open() */
  535. ret = pdphy_reg_write(pdphy, USB_PDPHY_FRAME_FILTER, 0);
  536. if (pdphy->signal_cb)
  537. pdphy->signal_cb(pdphy->usbpd, frame_type);
  538. if (pdphy->tx_status == -EINPROGRESS) {
  539. pdphy->tx_status = -EBUSY;
  540. wake_up(&pdphy->tx_waitq);
  541. }
  542. done:
  543. return IRQ_HANDLED;
  544. }
  545. static irqreturn_t pdphy_sig_tx_irq_thread(int irq, void *data)
  546. {
  547. struct usb_pdphy *pdphy = data;
  548. /* in case of exit from BIST Carrier Mode 2, clear BIST_MODE */
  549. pdphy_reg_write(pdphy, USB_PDPHY_BIST_MODE, 0);
  550. pdphy->sig_tx_cnt++;
  551. pdphy->tx_status = 0;
  552. wake_up(&pdphy->tx_waitq);
  553. return IRQ_HANDLED;
  554. }
  555. static int pd_phy_bist_mode(u8 bist_mode)
  556. {
  557. struct usb_pdphy *pdphy = __pdphy;
  558. dev_dbg(pdphy->dev, "%s: enter BIST mode %d\n", __func__, bist_mode);
  559. pdphy_reg_write(pdphy, USB_PDPHY_BIST_MODE, 0);
  560. udelay(5);
  561. return pdphy_masked_write(pdphy, USB_PDPHY_BIST_MODE,
  562. BIST_MODE_MASK | BIST_ENABLE, bist_mode | BIST_ENABLE);
  563. }
  564. static irqreturn_t pdphy_msg_rx_irq(int irq, void *data)
  565. {
  566. u8 size, rx_status, frame_type;
  567. u8 buf[32];
  568. int ret;
  569. struct usb_pdphy *pdphy = data;
  570. pdphy->msg_rx_cnt++;
  571. ret = pdphy_reg_read(pdphy, &size, USB_PDPHY_RX_SIZE, 1);
  572. if (ret)
  573. goto done;
  574. if (!size || size > 31) {
  575. dev_err(pdphy->dev, "%s: invalid size %d\n", __func__, size);
  576. goto done;
  577. }
  578. ret = pdphy_reg_read(pdphy, &rx_status, USB_PDPHY_RX_STATUS, 1);
  579. if (ret)
  580. goto done;
  581. frame_type = rx_status & RX_FRAME_TYPE;
  582. if (frame_type == SOPII_MSG) {
  583. dev_err(pdphy->dev, "%s:unsupported frame type %d\n",
  584. __func__, frame_type);
  585. goto done;
  586. }
  587. ret = pdphy_reg_read(pdphy, buf, USB_PDPHY_RX_BUFFER, size + 1);
  588. if (ret)
  589. goto done;
  590. /* ack to change ownership of rx buffer back to PDPHY RX HW */
  591. pdphy_reg_write(pdphy, USB_PDPHY_RX_ACKNOWLEDGE, 0);
  592. if (((buf[0] & 0xf) == PD_MSG_BIST) && !(buf[1] & 0x80) && size >= 5) {
  593. u8 mode = buf[5] >> 4; /* [31:28] of 1st data object */
  594. pd_phy_bist_mode(mode);
  595. pdphy_reg_write(pdphy, USB_PDPHY_RX_ACKNOWLEDGE, 0);
  596. if (mode == PD_BIST_TEST_DATA_MODE) {
  597. pdphy->in_test_data_mode = true;
  598. disable_irq_nosync(irq);
  599. }
  600. goto done;
  601. }
  602. if (pdphy->msg_rx_cb)
  603. pdphy->msg_rx_cb(pdphy->usbpd, frame_type, buf, size + 1);
  604. print_hex_dump_debug("rx msg:", DUMP_PREFIX_NONE, 32, 4, buf, size + 1,
  605. false);
  606. pdphy->rx_bytes += size + 1;
  607. done:
  608. return IRQ_HANDLED;
  609. }
  610. static int pdphy_request_irq(struct usb_pdphy *pdphy,
  611. struct device_node *node,
  612. int *irq_num, const char *irq_name,
  613. irqreturn_t (irq_handler)(int irq, void *data),
  614. irqreturn_t (thread_fn)(int irq, void *data),
  615. int flags)
  616. {
  617. int ret;
  618. *irq_num = of_irq_get_byname(node, irq_name);
  619. if (*irq_num < 0) {
  620. dev_err(pdphy->dev, "Unable to get %s irq\n", irq_name);
  621. ret = -ENXIO;
  622. }
  623. irq_set_status_flags(*irq_num, IRQ_NOAUTOEN);
  624. ret = devm_request_threaded_irq(pdphy->dev, *irq_num, irq_handler,
  625. thread_fn, flags, irq_name, pdphy);
  626. if (ret < 0) {
  627. dev_err(pdphy->dev, "Unable to request %s irq: %d\n",
  628. irq_name, ret);
  629. ret = -ENXIO;
  630. }
  631. return 0;
  632. }
  633. static int pdphy_probe(struct platform_device *pdev)
  634. {
  635. int ret;
  636. unsigned int base;
  637. struct usb_pdphy *pdphy;
  638. pdphy = devm_kzalloc(&pdev->dev, sizeof(*pdphy), GFP_KERNEL);
  639. if (!pdphy)
  640. return -ENOMEM;
  641. pdphy->regmap = dev_get_regmap(pdev->dev.parent, NULL);
  642. if (!pdphy->regmap) {
  643. dev_err(&pdev->dev, "Couldn't get parent's regmap\n");
  644. return -EINVAL;
  645. }
  646. dev_set_drvdata(&pdev->dev, pdphy);
  647. ret = of_property_read_u32(pdev->dev.of_node, "reg", &base);
  648. if (ret < 0) {
  649. dev_err(&pdev->dev, "failed to get reg base address ret = %d\n",
  650. ret);
  651. return ret;
  652. }
  653. pdphy->base = base;
  654. pdphy->dev = &pdev->dev;
  655. init_waitqueue_head(&pdphy->tx_waitq);
  656. pdphy->vdd_pdphy = devm_regulator_get(&pdev->dev, "vdd-pdphy");
  657. if (IS_ERR(pdphy->vdd_pdphy)) {
  658. dev_err(&pdev->dev, "unable to get vdd-pdphy\n");
  659. return PTR_ERR(pdphy->vdd_pdphy);
  660. }
  661. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  662. &pdphy->sig_tx_irq, "sig-tx", NULL,
  663. pdphy_sig_tx_irq_thread, (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  664. if (ret < 0)
  665. return ret;
  666. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  667. &pdphy->sig_rx_irq, "sig-rx", NULL,
  668. pdphy_sig_rx_irq_thread, (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  669. if (ret < 0)
  670. return ret;
  671. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  672. &pdphy->msg_tx_irq, "msg-tx", pdphy_msg_tx_irq,
  673. NULL, (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  674. if (ret < 0)
  675. return ret;
  676. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  677. &pdphy->msg_rx_irq, "msg-rx", pdphy_msg_rx_irq,
  678. NULL, (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  679. if (ret < 0)
  680. return ret;
  681. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  682. &pdphy->msg_tx_failed_irq, "msg-tx-failed", pdphy_msg_tx_irq,
  683. NULL, (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  684. if (ret < 0)
  685. return ret;
  686. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  687. &pdphy->msg_tx_discarded_irq, "msg-tx-discarded",
  688. pdphy_msg_tx_irq, NULL,
  689. (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  690. if (ret < 0)
  691. return ret;
  692. ret = pdphy_request_irq(pdphy, pdev->dev.of_node,
  693. &pdphy->msg_rx_discarded_irq, "msg-rx-discarded",
  694. pdphy_msg_rx_discarded_irq, NULL,
  695. (IRQF_TRIGGER_RISING | IRQF_ONESHOT));
  696. if (ret < 0)
  697. return ret;
  698. /* usbpd_create() could call back to us, so have __pdphy ready */
  699. __pdphy = pdphy;
  700. pdphy->usbpd = usbpd_create(&pdev->dev, &pdphy_ops);
  701. if (IS_ERR(pdphy->usbpd)) {
  702. dev_err(&pdev->dev, "usbpd_create failed: %ld\n",
  703. PTR_ERR(pdphy->usbpd));
  704. __pdphy = NULL;
  705. return PTR_ERR(pdphy->usbpd);
  706. }
  707. pdphy_create_debugfs_entries(pdphy);
  708. return 0;
  709. }
  710. static int pdphy_remove(struct platform_device *pdev)
  711. {
  712. struct usb_pdphy *pdphy = platform_get_drvdata(pdev);
  713. debugfs_remove_recursive(pdphy->debug_root);
  714. usbpd_destroy(pdphy->usbpd);
  715. if (pdphy->is_opened)
  716. pd_phy_close();
  717. __pdphy = NULL;
  718. return 0;
  719. }
  720. static void pdphy_shutdown(struct platform_device *pdev)
  721. {
  722. struct usb_pdphy *pdphy = platform_get_drvdata(pdev);
  723. /* let protocol engine shutdown the pdphy synchronously */
  724. if (pdphy->shutdown_cb)
  725. pdphy->shutdown_cb(pdphy->usbpd);
  726. }
  727. static const struct of_device_id pdphy_match_table[] = {
  728. {
  729. .compatible = "qcom,qpnp-pdphy",
  730. },
  731. { },
  732. };
  733. MODULE_DEVICE_TABLE(of, pdphy_match_table);
  734. static struct platform_driver pdphy_driver = {
  735. .driver = {
  736. .name = "qpnp-pdphy",
  737. .of_match_table = pdphy_match_table,
  738. },
  739. .probe = pdphy_probe,
  740. .remove = pdphy_remove,
  741. .shutdown = pdphy_shutdown,
  742. };
  743. module_platform_driver(pdphy_driver);
  744. MODULE_DESCRIPTION("QPNP PD PHY Driver");
  745. MODULE_LICENSE("GPL");
  746. MODULE_ALIAS("platform:qpnp-pdphy");