mt8183-mmsys.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. #ifndef __SOC_MEDIATEK_MT8183_MMSYS_H
  3. #define __SOC_MEDIATEK_MT8183_MMSYS_H
  4. #define MT8183_DISP_OVL0_MOUT_EN 0xf00
  5. #define MT8183_DISP_OVL0_2L_MOUT_EN 0xf04
  6. #define MT8183_DISP_OVL1_2L_MOUT_EN 0xf08
  7. #define MT8183_DISP_DITHER0_MOUT_EN 0xf0c
  8. #define MT8183_DISP_PATH0_SEL_IN 0xf24
  9. #define MT8183_DISP_DSI0_SEL_IN 0xf2c
  10. #define MT8183_DISP_DPI0_SEL_IN 0xf30
  11. #define MT8183_DISP_RDMA0_SOUT_SEL_IN 0xf50
  12. #define MT8183_DISP_RDMA1_SOUT_SEL_IN 0xf54
  13. #define MT8183_OVL0_MOUT_EN_OVL0_2L BIT(4)
  14. #define MT8183_OVL0_2L_MOUT_EN_DISP_PATH0 BIT(0)
  15. #define MT8183_OVL1_2L_MOUT_EN_RDMA1 BIT(4)
  16. #define MT8183_DITHER0_MOUT_IN_DSI0 BIT(0)
  17. #define MT8183_DISP_PATH0_SEL_IN_OVL0_2L 0x1
  18. #define MT8183_DSI0_SEL_IN_RDMA0 0x1
  19. #define MT8183_DSI0_SEL_IN_RDMA1 0x3
  20. #define MT8183_DPI0_SEL_IN_RDMA0 0x1
  21. #define MT8183_DPI0_SEL_IN_RDMA1 0x2
  22. #define MT8183_RDMA0_SOUT_COLOR0 0x1
  23. #define MT8183_RDMA1_SOUT_DSI0 0x1
  24. #define MT8183_MMSYS_SW0_RST_B 0x140
  25. static const struct mtk_mmsys_routes mmsys_mt8183_routing_table[] = {
  26. {
  27. DDP_COMPONENT_OVL0, DDP_COMPONENT_OVL_2L0,
  28. MT8183_DISP_OVL0_MOUT_EN, MT8183_OVL0_MOUT_EN_OVL0_2L,
  29. MT8183_OVL0_MOUT_EN_OVL0_2L
  30. }, {
  31. DDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,
  32. MT8183_DISP_OVL0_2L_MOUT_EN, MT8183_OVL0_2L_MOUT_EN_DISP_PATH0,
  33. MT8183_OVL0_2L_MOUT_EN_DISP_PATH0
  34. }, {
  35. DDP_COMPONENT_OVL_2L1, DDP_COMPONENT_RDMA1,
  36. MT8183_DISP_OVL1_2L_MOUT_EN, MT8183_OVL1_2L_MOUT_EN_RDMA1,
  37. MT8183_OVL1_2L_MOUT_EN_RDMA1
  38. }, {
  39. DDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,
  40. MT8183_DISP_DITHER0_MOUT_EN, MT8183_DITHER0_MOUT_IN_DSI0,
  41. MT8183_DITHER0_MOUT_IN_DSI0
  42. }, {
  43. DDP_COMPONENT_OVL_2L0, DDP_COMPONENT_RDMA0,
  44. MT8183_DISP_PATH0_SEL_IN, MT8183_DISP_PATH0_SEL_IN_OVL0_2L,
  45. MT8183_DISP_PATH0_SEL_IN_OVL0_2L
  46. }, {
  47. DDP_COMPONENT_RDMA1, DDP_COMPONENT_DPI0,
  48. MT8183_DISP_DPI0_SEL_IN, MT8183_DPI0_SEL_IN_RDMA1,
  49. MT8183_DPI0_SEL_IN_RDMA1
  50. }, {
  51. DDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,
  52. MT8183_DISP_RDMA0_SOUT_SEL_IN, MT8183_RDMA0_SOUT_COLOR0,
  53. MT8183_RDMA0_SOUT_COLOR0
  54. }
  55. };
  56. #endif /* __SOC_MEDIATEK_MT8183_MMSYS_H */