mt8167-mmsys.h 1.2 KB

1234567891011121314151617181920212223242526272829303132333435
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. #ifndef __SOC_MEDIATEK_MT8167_MMSYS_H
  3. #define __SOC_MEDIATEK_MT8167_MMSYS_H
  4. #define MT8167_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN 0x030
  5. #define MT8167_DISP_REG_CONFIG_DISP_DITHER_MOUT_EN 0x038
  6. #define MT8167_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN 0x058
  7. #define MT8167_DISP_REG_CONFIG_DISP_DSI0_SEL_IN 0x064
  8. #define MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN 0x06c
  9. #define MT8167_DITHER_MOUT_EN_RDMA0 0x1
  10. #define MT8167_RDMA0_SOUT_DSI0 0x2
  11. #define MT8167_DSI0_SEL_IN_RDMA0 0x1
  12. static const struct mtk_mmsys_routes mt8167_mmsys_routing_table[] = {
  13. {
  14. DDP_COMPONENT_OVL0, DDP_COMPONENT_COLOR0,
  15. MT8167_DISP_REG_CONFIG_DISP_OVL0_MOUT_EN, OVL0_MOUT_EN_COLOR0,
  16. }, {
  17. DDP_COMPONENT_DITHER0, DDP_COMPONENT_RDMA0,
  18. MT8167_DISP_REG_CONFIG_DISP_DITHER_MOUT_EN, MT8167_DITHER_MOUT_EN_RDMA0
  19. }, {
  20. DDP_COMPONENT_OVL0, DDP_COMPONENT_COLOR0,
  21. MT8167_DISP_REG_CONFIG_DISP_COLOR0_SEL_IN, COLOR0_SEL_IN_OVL0
  22. }, {
  23. DDP_COMPONENT_RDMA0, DDP_COMPONENT_DSI0,
  24. MT8167_DISP_REG_CONFIG_DISP_DSI0_SEL_IN, MT8167_DSI0_SEL_IN_RDMA0
  25. }, {
  26. DDP_COMPONENT_RDMA0, DDP_COMPONENT_DSI0,
  27. MT8167_DISP_REG_CONFIG_DISP_RDMA0_SOUT_SEL_IN, MT8167_RDMA0_SOUT_DSI0
  28. },
  29. };
  30. #endif /* __SOC_MEDIATEK_MT8167_MMSYS_H */