1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * QLogic Fibre Channel HBA Driver
- * Copyright (c) 2003-2014 QLogic Corporation
- */
- #ifndef __QLA_FW_H
- #define __QLA_FW_H
- #include <linux/nvme.h>
- #include <linux/nvme-fc.h>
- #include "qla_dsd.h"
- #define MBS_CHECKSUM_ERROR 0x4010
- #define MBS_INVALID_PRODUCT_KEY 0x4020
- /*
- * Firmware Options.
- */
- #define FO1_ENABLE_PUREX BIT_10
- #define FO1_DISABLE_LED_CTRL BIT_6
- #define FO1_ENABLE_8016 BIT_0
- #define FO2_ENABLE_SEL_CLASS2 BIT_5
- #define FO3_NO_ABTS_ON_LINKDOWN BIT_14
- #define FO3_HOLD_STS_IOCB BIT_12
- /*
- * Port Database structure definition for ISP 24xx.
- */
- #define PDO_FORCE_ADISC BIT_1
- #define PDO_FORCE_PLOGI BIT_0
- struct buffer_credit_24xx {
- u32 parameter[28];
- };
- #define PORT_DATABASE_24XX_SIZE 64
- struct port_database_24xx {
- uint16_t flags;
- #define PDF_TASK_RETRY_ID BIT_14
- #define PDF_FC_TAPE BIT_7
- #define PDF_ACK0_CAPABLE BIT_6
- #define PDF_FCP2_CONF BIT_5
- #define PDF_CLASS_2 BIT_4
- #define PDF_HARD_ADDR BIT_1
- /*
- * for NVMe, the login_state field has been
- * split into nibbles.
- * The lower nibble is for FCP.
- * The upper nibble is for NVMe.
- */
- uint8_t current_login_state;
- uint8_t last_login_state;
- #define PDS_PLOGI_PENDING 0x03
- #define PDS_PLOGI_COMPLETE 0x04
- #define PDS_PRLI_PENDING 0x05
- #define PDS_PRLI_COMPLETE 0x06
- #define PDS_PORT_UNAVAILABLE 0x07
- #define PDS_PRLO_PENDING 0x09
- #define PDS_LOGO_PENDING 0x11
- #define PDS_PRLI2_PENDING 0x12
- uint8_t hard_address[3];
- uint8_t reserved_1;
- uint8_t port_id[3];
- uint8_t sequence_id;
- uint16_t port_timer;
- uint16_t nport_handle; /* N_PORT handle. */
- uint16_t receive_data_size;
- uint16_t reserved_2;
- uint8_t prli_svc_param_word_0[2]; /* Big endian */
- /* Bits 15-0 of word 0 */
- uint8_t prli_svc_param_word_3[2]; /* Big endian */
- /* Bits 15-0 of word 3 */
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- uint8_t reserved_3[2];
- uint16_t nvme_first_burst_size;
- uint16_t prli_nvme_svc_param_word_0; /* Bits 15-0 of word 0 */
- uint16_t prli_nvme_svc_param_word_3; /* Bits 15-0 of word 3 */
- uint8_t secure_login;
- uint8_t reserved_4[14];
- };
- /*
- * MB 75h returns a list of DB entries similar to port_database_24xx(64B).
- * However, in this case it returns 1st 40 bytes.
- */
- struct get_name_list_extended {
- __le16 flags;
- u8 current_login_state;
- u8 last_login_state;
- u8 hard_address[3];
- u8 reserved_1;
- u8 port_id[3];
- u8 sequence_id;
- __le16 port_timer;
- __le16 nport_handle; /* N_PORT handle. */
- __le16 receive_data_size;
- __le16 reserved_2;
- /* PRLI SVC Param are Big endian */
- u8 prli_svc_param_word_0[2]; /* Bits 15-0 of word 0 */
- u8 prli_svc_param_word_3[2]; /* Bits 15-0 of word 3 */
- u8 port_name[WWN_SIZE];
- u8 node_name[WWN_SIZE];
- };
- /* MB 75h: This is the short version of the database */
- struct get_name_list {
- u8 port_node_name[WWN_SIZE]; /* B7 most sig, B0 least sig */
- __le16 nport_handle;
- u8 reserved;
- };
- struct vp_database_24xx {
- uint16_t vp_status;
- uint8_t options;
- uint8_t id;
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- uint16_t port_id_low;
- uint16_t port_id_high;
- };
- struct nvram_24xx {
- /* NVRAM header. */
- uint8_t id[4];
- __le16 nvram_version;
- uint16_t reserved_0;
- /* Firmware Initialization Control Block. */
- __le16 version;
- uint16_t reserved_1;
- __le16 frame_payload_size;
- __le16 execution_throttle;
- __le16 exchange_count;
- __le16 hard_address;
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- __le16 login_retry_count;
- __le16 link_down_on_nos;
- __le16 interrupt_delay_timer;
- __le16 login_timeout;
- __le32 firmware_options_1;
- __le32 firmware_options_2;
- __le32 firmware_options_3;
- /* Offset 56. */
- /*
- * BIT 0 = Control Enable
- * BIT 1-15 =
- *
- * BIT 0-7 = Reserved
- * BIT 8-10 = Output Swing 1G
- * BIT 11-13 = Output Emphasis 1G
- * BIT 14-15 = Reserved
- *
- * BIT 0-7 = Reserved
- * BIT 8-10 = Output Swing 2G
- * BIT 11-13 = Output Emphasis 2G
- * BIT 14-15 = Reserved
- *
- * BIT 0-7 = Reserved
- * BIT 8-10 = Output Swing 4G
- * BIT 11-13 = Output Emphasis 4G
- * BIT 14-15 = Reserved
- */
- __le16 seriallink_options[4];
- uint16_t reserved_2[16];
- /* Offset 96. */
- uint16_t reserved_3[16];
- /* PCIe table entries. */
- uint16_t reserved_4[16];
- /* Offset 160. */
- uint16_t reserved_5[16];
- /* Offset 192. */
- uint16_t reserved_6[16];
- /* Offset 224. */
- uint16_t reserved_7[16];
- /*
- * BIT 0 = Enable spinup delay
- * BIT 1 = Disable BIOS
- * BIT 2 = Enable Memory Map BIOS
- * BIT 3 = Enable Selectable Boot
- * BIT 4 = Disable RISC code load
- * BIT 5 = Disable Serdes
- * BIT 6 =
- * BIT 7 =
- *
- * BIT 8 =
- * BIT 9 =
- * BIT 10 = Enable lip full login
- * BIT 11 = Enable target reset
- * BIT 12 =
- * BIT 13 =
- * BIT 14 =
- * BIT 15 = Enable alternate WWN
- *
- * BIT 16-31 =
- */
- __le32 host_p;
- uint8_t alternate_port_name[WWN_SIZE];
- uint8_t alternate_node_name[WWN_SIZE];
- uint8_t boot_port_name[WWN_SIZE];
- __le16 boot_lun_number;
- uint16_t reserved_8;
- uint8_t alt1_boot_port_name[WWN_SIZE];
- __le16 alt1_boot_lun_number;
- uint16_t reserved_9;
- uint8_t alt2_boot_port_name[WWN_SIZE];
- __le16 alt2_boot_lun_number;
- uint16_t reserved_10;
- uint8_t alt3_boot_port_name[WWN_SIZE];
- __le16 alt3_boot_lun_number;
- uint16_t reserved_11;
- /*
- * BIT 0 = Selective Login
- * BIT 1 = Alt-Boot Enable
- * BIT 2 = Reserved
- * BIT 3 = Boot Order List
- * BIT 4 = Reserved
- * BIT 5 = Selective LUN
- * BIT 6 = Reserved
- * BIT 7-31 =
- */
- __le32 efi_parameters;
- uint8_t reset_delay;
- uint8_t reserved_12;
- uint16_t reserved_13;
- __le16 boot_id_number;
- uint16_t reserved_14;
- __le16 max_luns_per_target;
- uint16_t reserved_15;
- __le16 port_down_retry_count;
- __le16 link_down_timeout;
- /* FCode parameters. */
- __le16 fcode_parameter;
- uint16_t reserved_16[3];
- /* Offset 352. */
- uint8_t prev_drv_ver_major;
- uint8_t prev_drv_ver_submajob;
- uint8_t prev_drv_ver_minor;
- uint8_t prev_drv_ver_subminor;
- __le16 prev_bios_ver_major;
- __le16 prev_bios_ver_minor;
- __le16 prev_efi_ver_major;
- __le16 prev_efi_ver_minor;
- __le16 prev_fw_ver_major;
- uint8_t prev_fw_ver_minor;
- uint8_t prev_fw_ver_subminor;
- uint16_t reserved_17[8];
- /* Offset 384. */
- uint16_t reserved_18[16];
- /* Offset 416. */
- uint16_t reserved_19[16];
- /* Offset 448. */
- uint16_t reserved_20[16];
- /* Offset 480. */
- uint8_t model_name[16];
- uint16_t reserved_21[2];
- /* Offset 500. */
- /* HW Parameter Block. */
- uint16_t pcie_table_sig;
- uint16_t pcie_table_offset;
- uint16_t subsystem_vendor_id;
- uint16_t subsystem_device_id;
- __le32 checksum;
- };
- /*
- * ISP Initialization Control Block.
- * Little endian except where noted.
- */
- #define ICB_VERSION 1
- struct init_cb_24xx {
- __le16 version;
- uint16_t reserved_1;
- __le16 frame_payload_size;
- __le16 execution_throttle;
- __le16 exchange_count;
- __le16 hard_address;
- uint8_t port_name[WWN_SIZE]; /* Big endian. */
- uint8_t node_name[WWN_SIZE]; /* Big endian. */
- __le16 response_q_inpointer;
- __le16 request_q_outpointer;
- __le16 login_retry_count;
- __le16 prio_request_q_outpointer;
- __le16 response_q_length;
- __le16 request_q_length;
- __le16 link_down_on_nos; /* Milliseconds. */
- __le16 prio_request_q_length;
- __le64 request_q_address __packed;
- __le64 response_q_address __packed;
- __le64 prio_request_q_address __packed;
- __le16 msix;
- __le16 msix_atio;
- uint8_t reserved_2[4];
- __le16 atio_q_inpointer;
- __le16 atio_q_length;
- __le64 atio_q_address __packed;
- __le16 interrupt_delay_timer; /* 100us increments. */
- __le16 login_timeout;
- /*
- * BIT 0 = Enable Hard Loop Id
- * BIT 1 = Enable Fairness
- * BIT 2 = Enable Full-Duplex
- * BIT 3 = Reserved
- * BIT 4 = Enable Target Mode
- * BIT 5 = Disable Initiator Mode
- * BIT 6 = Acquire FA-WWN
- * BIT 7 = Enable D-port Diagnostics
- *
- * BIT 8 = Reserved
- * BIT 9 = Non Participating LIP
- * BIT 10 = Descending Loop ID Search
- * BIT 11 = Acquire Loop ID in LIPA
- * BIT 12 = Reserved
- * BIT 13 = Full Login after LIP
- * BIT 14 = Node Name Option
- * BIT 15-31 = Reserved
- */
- __le32 firmware_options_1;
- /*
- * BIT 0 = Operation Mode bit 0
- * BIT 1 = Operation Mode bit 1
- * BIT 2 = Operation Mode bit 2
- * BIT 3 = Operation Mode bit 3
- * BIT 4 = Connection Options bit 0
- * BIT 5 = Connection Options bit 1
- * BIT 6 = Connection Options bit 2
- * BIT 7 = Enable Non part on LIHA failure
- *
- * BIT 8 = Enable Class 2
- * BIT 9 = Enable ACK0
- * BIT 10 = Reserved
- * BIT 11 = Enable FC-SP Security
- * BIT 12 = FC Tape Enable
- * BIT 13 = Reserved
- * BIT 14 = Enable Target PRLI Control
- * BIT 15-31 = Reserved
- */
- __le32 firmware_options_2;
- /*
- * BIT 0 = Reserved
- * BIT 1 = Soft ID only
- * BIT 2 = Reserved
- * BIT 3 = Reserved
- * BIT 4 = FCP RSP Payload bit 0
- * BIT 5 = FCP RSP Payload bit 1
- * BIT 6 = Enable Receive Out-of-Order data frame handling
- * BIT 7 = Disable Automatic PLOGI on Local Loop
- *
- * BIT 8 = Reserved
- * BIT 9 = Enable Out-of-Order FCP_XFER_RDY relative offset handling
- * BIT 10 = Reserved
- * BIT 11 = Reserved
- * BIT 12 = Reserved
- * BIT 13 = Data Rate bit 0
- * BIT 14 = Data Rate bit 1
- * BIT 15 = Data Rate bit 2
- * BIT 16 = Enable 75 ohm Termination Select
- * BIT 17-28 = Reserved
- * BIT 29 = Enable response queue 0 in index shadowing
- * BIT 30 = Enable request queue 0 out index shadowing
- * BIT 31 = Reserved
- */
- __le32 firmware_options_3;
- __le16 qos;
- __le16 rid;
- uint8_t reserved_3[20];
- };
- /*
- * ISP queue - command entry structure definition.
- */
- #define COMMAND_BIDIRECTIONAL 0x75
- struct cmd_bidir {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined */
- uint8_t entry_status; /* Entry status. */
- uint32_t handle; /* System handle. */
- __le16 nport_handle; /* N_PORT handle. */
- __le16 timeout; /* Command timeout. */
- __le16 wr_dseg_count; /* Write Data segment count. */
- __le16 rd_dseg_count; /* Read Data segment count. */
- struct scsi_lun lun; /* FCP LUN (BE). */
- __le16 control_flags; /* Control flags. */
- #define BD_WRAP_BACK BIT_3
- #define BD_READ_DATA BIT_1
- #define BD_WRITE_DATA BIT_0
- __le16 fcp_cmnd_dseg_len; /* Data segment length. */
- __le64 fcp_cmnd_dseg_address __packed;/* Data segment address. */
- uint16_t reserved[2]; /* Reserved */
- __le32 rd_byte_count; /* Total Byte count Read. */
- __le32 wr_byte_count; /* Total Byte count write. */
- uint8_t port_id[3]; /* PortID of destination port.*/
- uint8_t vp_index;
- struct dsd64 fcp_dsd;
- };
- #define COMMAND_TYPE_6 0x48 /* Command Type 6 entry */
- struct cmd_type_6 {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 nport_handle; /* N_PORT handle. */
- __le16 timeout; /* Command timeout. */
- __le16 dseg_count; /* Data segment count. */
- __le16 fcp_rsp_dsd_len; /* FCP_RSP DSD length. */
- struct scsi_lun lun; /* FCP LUN (BE). */
- __le16 control_flags; /* Control flags. */
- #define CF_NEW_SA BIT_12
- #define CF_EN_EDIF BIT_9
- #define CF_ADDITIONAL_PARAM_BLK BIT_8
- #define CF_DIF_SEG_DESCR_ENABLE BIT_3
- #define CF_DATA_SEG_DESCR_ENABLE BIT_2
- #define CF_READ_DATA BIT_1
- #define CF_WRITE_DATA BIT_0
- __le16 fcp_cmnd_dseg_len; /* Data segment length. */
- /* Data segment address. */
- __le64 fcp_cmnd_dseg_address __packed;
- /* Data segment address. */
- __le64 fcp_rsp_dseg_address __packed;
- __le32 byte_count; /* Total byte count. */
- uint8_t port_id[3]; /* PortID of destination port. */
- uint8_t vp_index;
- struct dsd64 fcp_dsd;
- };
- #define COMMAND_TYPE_7 0x18 /* Command Type 7 entry */
- struct cmd_type_7 {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 nport_handle; /* N_PORT handle. */
- __le16 timeout; /* Command timeout. */
- #define FW_MAX_TIMEOUT 0x1999
- __le16 dseg_count; /* Data segment count. */
- uint16_t reserved_1;
- struct scsi_lun lun; /* FCP LUN (BE). */
- __le16 task_mgmt_flags; /* Task management flags. */
- #define TMF_CLEAR_ACA BIT_14
- #define TMF_TARGET_RESET BIT_13
- #define TMF_LUN_RESET BIT_12
- #define TMF_CLEAR_TASK_SET BIT_10
- #define TMF_ABORT_TASK_SET BIT_9
- #define TMF_DSD_LIST_ENABLE BIT_2
- #define TMF_READ_DATA BIT_1
- #define TMF_WRITE_DATA BIT_0
- uint8_t task;
- #define TSK_SIMPLE 0
- #define TSK_HEAD_OF_QUEUE 1
- #define TSK_ORDERED 2
- #define TSK_ACA 4
- #define TSK_UNTAGGED 5
- uint8_t crn;
- uint8_t fcp_cdb[MAX_CMDSZ]; /* SCSI command words. */
- __le32 byte_count; /* Total byte count. */
- uint8_t port_id[3]; /* PortID of destination port. */
- uint8_t vp_index;
- struct dsd64 dsd;
- };
- #define COMMAND_TYPE_CRC_2 0x6A /* Command Type CRC_2 (Type 6)
- * (T10-DIF) */
- struct cmd_type_crc_2 {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 nport_handle; /* N_PORT handle. */
- __le16 timeout; /* Command timeout. */
- __le16 dseg_count; /* Data segment count. */
- __le16 fcp_rsp_dseg_len; /* FCP_RSP DSD length. */
- struct scsi_lun lun; /* FCP LUN (BE). */
- __le16 control_flags; /* Control flags. */
- __le16 fcp_cmnd_dseg_len; /* Data segment length. */
- __le64 fcp_cmnd_dseg_address __packed;
- /* Data segment address. */
- __le64 fcp_rsp_dseg_address __packed;
- __le32 byte_count; /* Total byte count. */
- uint8_t port_id[3]; /* PortID of destination port. */
- uint8_t vp_index;
- __le64 crc_context_address __packed; /* Data segment address. */
- __le16 crc_context_len; /* Data segment length. */
- uint16_t reserved_1; /* MUST be set to 0. */
- };
- /*
- * ISP queue - status entry structure definition.
- */
- #define STATUS_TYPE 0x03 /* Status entry. */
- struct sts_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 comp_status; /* Completion status. */
- __le16 ox_id; /* OX_ID used by the firmware. */
- __le32 residual_len; /* FW calc residual transfer length. */
- union {
- __le16 reserved_1;
- __le16 nvme_rsp_pyld_len;
- __le16 edif_sa_index; /* edif sa_index used for initiator read data */
- };
- __le16 state_flags; /* State flags. */
- #define SF_TRANSFERRED_DATA BIT_11
- #define SF_NVME_ERSP BIT_6
- #define SF_FCP_RSP_DMA BIT_0
- __le16 status_qualifier;
- __le16 scsi_status; /* SCSI status. */
- #define SS_CONFIRMATION_REQ BIT_12
- __le32 rsp_residual_count; /* FCP RSP residual count. */
- __le32 sense_len; /* FCP SENSE length. */
- union {
- struct {
- __le32 rsp_data_len; /* FCP response data length */
- uint8_t data[28]; /* FCP rsp/sense information */
- };
- struct nvme_fc_ersp_iu nvme_ersp;
- uint8_t nvme_ersp_data[32];
- };
- /*
- * If DIF Error is set in comp_status, these additional fields are
- * defined:
- *
- * !!! NOTE: Firmware sends expected/actual DIF data in big endian
- * format; but all of the "data" field gets swab32-d in the beginning
- * of qla2x00_status_entry().
- *
- * &data[10] : uint8_t report_runt_bg[2]; - computed guard
- * &data[12] : uint8_t actual_dif[8]; - DIF Data received
- * &data[20] : uint8_t expected_dif[8]; - DIF Data computed
- */
- };
- /*
- * Status entry completion status
- */
- #define CS_DATA_REASSEMBLY_ERROR 0x11 /* Data Reassembly Error.. */
- #define CS_ABTS_BY_TARGET 0x13 /* Target send ABTS to abort IOCB. */
- #define CS_FW_RESOURCE 0x2C /* Firmware Resource Unavailable. */
- #define CS_TASK_MGMT_OVERRUN 0x30 /* Task management overrun (8+). */
- #define CS_ABORT_BY_TARGET 0x47 /* Abort By Target. */
- /*
- * ISP queue - marker entry structure definition.
- */
- #define MARKER_TYPE 0x04 /* Marker entry. */
- struct mrk_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t handle_count; /* Handle count. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 nport_handle; /* N_PORT handle. */
- uint8_t modifier; /* Modifier (7-0). */
- #define MK_SYNC_ID_LUN 0 /* Synchronize ID/LUN */
- #define MK_SYNC_ID 1 /* Synchronize ID */
- #define MK_SYNC_ALL 2 /* Synchronize all ID/LUN */
- uint8_t reserved_1;
- uint8_t reserved_2;
- uint8_t vp_index;
- uint16_t reserved_3;
- uint8_t lun[8]; /* FCP LUN (BE). */
- uint8_t reserved_4[40];
- };
- /*
- * ISP queue - CT Pass-Through entry structure definition.
- */
- #define CT_IOCB_TYPE 0x29 /* CT Pass-Through IOCB entry */
- struct ct_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System Defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 comp_status; /* Completion status. */
- __le16 nport_handle; /* N_PORT handle. */
- __le16 cmd_dsd_count;
- uint8_t vp_index;
- uint8_t reserved_1;
- __le16 timeout; /* Command timeout. */
- uint16_t reserved_2;
- __le16 rsp_dsd_count;
- uint8_t reserved_3[10];
- __le32 rsp_byte_count;
- __le32 cmd_byte_count;
- struct dsd64 dsd[2];
- };
- #define PURX_ELS_HEADER_SIZE 0x18
- /*
- * ISP queue - PUREX IOCB entry structure definition
- */
- #define PUREX_IOCB_TYPE 0x51 /* CT Pass Through IOCB entry */
- struct purex_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- __le16 reserved1;
- uint8_t vp_idx;
- uint8_t reserved2;
- __le16 status_flags;
- __le16 nport_handle;
- __le16 frame_size;
- __le16 trunc_frame_size;
- __le32 rx_xchg_addr;
- uint8_t d_id[3];
- uint8_t r_ctl;
- uint8_t s_id[3];
- uint8_t cs_ctl;
- uint8_t f_ctl[3];
- uint8_t type;
- __le16 seq_cnt;
- uint8_t df_ctl;
- uint8_t seq_id;
- __le16 rx_id;
- __le16 ox_id;
- __le32 param;
- uint8_t els_frame_payload[20];
- };
- /*
- * ISP queue - ELS Pass-Through entry structure definition.
- */
- #define ELS_IOCB_TYPE 0x53 /* ELS Pass-Through IOCB entry */
- struct els_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System Defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 comp_status; /* response only */
- __le16 nport_handle;
- __le16 tx_dsd_count;
- uint8_t vp_index;
- uint8_t sof_type;
- #define EST_SOFI3 (1 << 4)
- #define EST_SOFI2 (3 << 4)
- __le32 rx_xchg_address; /* Receive exchange address. */
- __le16 rx_dsd_count;
- uint8_t opcode;
- uint8_t reserved_2;
- uint8_t d_id[3];
- uint8_t s_id[3];
- __le16 control_flags; /* Control flags. */
- #define ECF_PAYLOAD_DESCR_MASK (BIT_15|BIT_14|BIT_13)
- #define EPD_ELS_COMMAND (0 << 13)
- #define EPD_ELS_ACC (1 << 13)
- #define EPD_ELS_RJT (2 << 13)
- #define EPD_RX_XCHG (3 << 13) /* terminate exchange */
- #define ECF_CLR_PASSTHRU_PEND BIT_12
- #define ECF_INCL_FRAME_HDR BIT_11
- #define ECF_SEC_LOGIN BIT_3
- union {
- struct {
- __le32 rx_byte_count;
- __le32 tx_byte_count;
- __le64 tx_address __packed; /* DSD 0 address. */
- __le32 tx_len; /* DSD 0 length. */
- __le64 rx_address __packed; /* DSD 1 address. */
- __le32 rx_len; /* DSD 1 length. */
- };
- struct {
- __le32 total_byte_count;
- __le32 error_subcode_1;
- __le32 error_subcode_2;
- __le32 error_subcode_3;
- };
- };
- };
- struct els_sts_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System Defined. */
- uint8_t entry_status; /* Entry Status. */
- __le32 handle; /* System handle. */
- __le16 comp_status;
- __le16 nport_handle; /* N_PORT handle. */
- __le16 reserved_1;
- uint8_t vp_index;
- uint8_t sof_type;
- __le32 rx_xchg_address; /* Receive exchange address. */
- __le16 reserved_2;
- uint8_t opcode;
- uint8_t reserved_3;
- uint8_t d_id[3];
- uint8_t s_id[3];
- __le16 control_flags; /* Control flags. */
- __le32 total_byte_count;
- __le32 error_subcode_1;
- __le32 error_subcode_2;
- __le32 error_subcode_3;
- __le32 reserved_4[4];
- };
- /*
- * ISP queue - Mailbox Command entry structure definition.
- */
- #define MBX_IOCB_TYPE 0x39
- struct mbx_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t handle_count; /* Handle count. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- uint16_t mbx[28];
- };
- #define LOGINOUT_PORT_IOCB_TYPE 0x52 /* Login/Logout Port entry. */
- struct logio_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 comp_status; /* Completion status. */
- #define CS_LOGIO_ERROR 0x31 /* Login/Logout IOCB error. */
- __le16 nport_handle; /* N_PORT handle. */
- __le16 control_flags; /* Control flags. */
- /* Modifiers. */
- #define LCF_INCLUDE_SNS BIT_10 /* Include SNS (FFFFFC) during LOGO. */
- #define LCF_FCP2_OVERRIDE BIT_9 /* Set/Reset word 3 of PRLI. */
- #define LCF_CLASS_2 BIT_8 /* Enable class 2 during PLOGI. */
- #define LCF_FREE_NPORT BIT_7 /* Release NPORT handle after LOGO. */
- #define LCF_COMMON_FEAT BIT_7 /* PLOGI - Set Common Features Field */
- #define LCF_EXPL_LOGO BIT_6 /* Perform an explicit LOGO. */
- #define LCF_NVME_PRLI BIT_6 /* Perform NVME FC4 PRLI */
- #define LCF_SKIP_PRLI BIT_5 /* Skip PRLI after PLOGI. */
- #define LCF_IMPL_LOGO_ALL BIT_5 /* Implicit LOGO to all ports. */
- #define LCF_COND_PLOGI BIT_4 /* PLOGI only if not logged-in. */
- #define LCF_IMPL_LOGO BIT_4 /* Perform an implicit LOGO. */
- #define LCF_IMPL_PRLO BIT_4 /* Perform an implicit PRLO. */
- /* Commands. */
- #define LCF_COMMAND_PLOGI 0x00 /* PLOGI. */
- #define LCF_COMMAND_PRLI 0x01 /* PRLI. */
- #define LCF_COMMAND_PDISC 0x02 /* PDISC. */
- #define LCF_COMMAND_ADISC 0x03 /* ADISC. */
- #define LCF_COMMAND_LOGO 0x08 /* LOGO. */
- #define LCF_COMMAND_PRLO 0x09 /* PRLO. */
- #define LCF_COMMAND_TPRLO 0x0A /* TPRLO. */
- uint8_t vp_index;
- uint8_t reserved_1;
- uint8_t port_id[3]; /* PortID of destination port. */
- uint8_t rsp_size; /* Response size in 32bit words. */
- __le32 io_parameter[11]; /* General I/O parameters. */
- #define LIO_COMM_FEAT_FCSP BIT_21
- #define LIO_COMM_FEAT_CIO BIT_31
- #define LSC_SCODE_NOLINK 0x01
- #define LSC_SCODE_NOIOCB 0x02
- #define LSC_SCODE_NOXCB 0x03
- #define LSC_SCODE_CMD_FAILED 0x04
- #define LSC_SCODE_NOFABRIC 0x05
- #define LSC_SCODE_FW_NOT_READY 0x07
- #define LSC_SCODE_NOT_LOGGED_IN 0x09
- #define LSC_SCODE_NOPCB 0x0A
- #define LSC_SCODE_ELS_REJECT 0x18
- #define LSC_SCODE_CMD_PARAM_ERR 0x19
- #define LSC_SCODE_PORTID_USED 0x1A
- #define LSC_SCODE_NPORT_USED 0x1B
- #define LSC_SCODE_NONPORT 0x1C
- #define LSC_SCODE_LOGGED_IN 0x1D
- #define LSC_SCODE_NOFLOGI_ACC 0x1F
- };
- #define TSK_MGMT_IOCB_TYPE 0x14
- struct tsk_mgmt_entry {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t handle_count; /* Handle count. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 nport_handle; /* N_PORT handle. */
- uint16_t reserved_1;
- __le16 delay; /* Activity delay in seconds. */
- __le16 timeout; /* Command timeout. */
- struct scsi_lun lun; /* FCP LUN (BE). */
- __le32 control_flags; /* Control Flags. */
- #define TCF_NOTMCMD_TO_TARGET BIT_31
- #define TCF_LUN_RESET BIT_4
- #define TCF_ABORT_TASK_SET BIT_3
- #define TCF_CLEAR_TASK_SET BIT_2
- #define TCF_TARGET_RESET BIT_1
- #define TCF_CLEAR_ACA BIT_0
- uint8_t reserved_2[20];
- uint8_t port_id[3]; /* PortID of destination port. */
- uint8_t vp_index;
- uint8_t reserved_3[12];
- };
- #define ABORT_IOCB_TYPE 0x33
- struct abort_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t handle_count; /* Handle count. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- union {
- __le16 nport_handle; /* N_PORT handle. */
- __le16 comp_status; /* Completion status. */
- };
- __le16 options; /* Options. */
- #define AOF_NO_ABTS BIT_0 /* Do not send any ABTS. */
- #define AOF_NO_RRQ BIT_1 /* Do not send RRQ. */
- #define AOF_ABTS_TIMEOUT BIT_2 /* Disable logout on ABTS timeout. */
- #define AOF_ABTS_RTY_CNT BIT_3 /* Use driver specified retry count. */
- #define AOF_RSP_TIMEOUT BIT_4 /* Use specified response timeout. */
- uint32_t handle_to_abort; /* System handle to abort. */
- __le16 req_que_no;
- uint8_t reserved_1[30];
- uint8_t port_id[3]; /* PortID of destination port. */
- uint8_t vp_index;
- u8 reserved_2[4];
- union {
- struct {
- __le16 abts_rty_cnt;
- __le16 rsp_timeout;
- } drv;
- struct {
- u8 ba_rjt_vendorUnique;
- u8 ba_rjt_reasonCodeExpl;
- u8 ba_rjt_reasonCode;
- u8 reserved_3;
- } fw;
- };
- u8 reserved_4[4];
- };
- #define ABTS_RCV_TYPE 0x54
- #define ABTS_RSP_TYPE 0x55
- struct abts_entry_24xx {
- uint8_t entry_type;
- uint8_t entry_count;
- uint8_t handle_count;
- uint8_t entry_status;
- __le32 handle; /* type 0x55 only */
- __le16 comp_status; /* type 0x55 only */
- __le16 nport_handle; /* type 0x54 only */
- __le16 control_flags; /* type 0x55 only */
- uint8_t vp_idx;
- uint8_t sof_type; /* sof_type is upper nibble */
- __le32 rx_xch_addr;
- uint8_t d_id[3];
- uint8_t r_ctl;
- uint8_t s_id[3];
- uint8_t cs_ctl;
- uint8_t f_ctl[3];
- uint8_t type;
- __le16 seq_cnt;
- uint8_t df_ctl;
- uint8_t seq_id;
- __le16 rx_id;
- __le16 ox_id;
- __le32 param;
- union {
- struct {
- __le32 subcode3;
- __le32 rsvd;
- __le32 subcode1;
- __le32 subcode2;
- } error;
- struct {
- __le16 rsrvd1;
- uint8_t last_seq_id;
- uint8_t seq_id_valid;
- __le16 aborted_rx_id;
- __le16 aborted_ox_id;
- __le16 high_seq_cnt;
- __le16 low_seq_cnt;
- } ba_acc;
- struct {
- uint8_t vendor_unique;
- uint8_t explanation;
- uint8_t reason;
- } ba_rjt;
- } payload;
- __le32 rx_xch_addr_to_abort;
- } __packed;
- /* ABTS payload explanation values */
- #define BA_RJT_EXP_NO_ADDITIONAL 0
- #define BA_RJT_EXP_INV_OX_RX_ID 3
- #define BA_RJT_EXP_SEQ_ABORTED 5
- /* ABTS payload reason values */
- #define BA_RJT_RSN_INV_CMD_CODE 1
- #define BA_RJT_RSN_LOGICAL_ERROR 3
- #define BA_RJT_RSN_LOGICAL_BUSY 5
- #define BA_RJT_RSN_PROTOCOL_ERROR 7
- #define BA_RJT_RSN_UNABLE_TO_PERFORM 9
- #define BA_RJT_RSN_VENDOR_SPECIFIC 0xff
- /* FC_F values */
- #define FC_TYPE_BLD 0x000 /* Basic link data */
- #define FC_F_CTL_RSP_CNTXT 0x800000 /* Responder of exchange */
- #define FC_F_CTL_LAST_SEQ 0x100000 /* Last sequence */
- #define FC_F_CTL_END_SEQ 0x80000 /* Last sequence */
- #define FC_F_CTL_SEQ_INIT 0x010000 /* Sequence initiative */
- #define FC_ROUTING_BLD 0x80 /* Basic link data frame */
- #define FC_R_CTL_BLD_BA_ACC 0x04 /* BA_ACC (basic accept) */
- /*
- * ISP I/O Register Set structure definitions.
- */
- struct device_reg_24xx {
- __le32 flash_addr; /* Flash/NVRAM BIOS address. */
- #define FARX_DATA_FLAG BIT_31
- #define FARX_ACCESS_FLASH_CONF 0x7FFD0000
- #define FARX_ACCESS_FLASH_DATA 0x7FF00000
- #define FARX_ACCESS_NVRAM_CONF 0x7FFF0000
- #define FARX_ACCESS_NVRAM_DATA 0x7FFE0000
- #define FA_NVRAM_FUNC0_ADDR 0x80
- #define FA_NVRAM_FUNC1_ADDR 0x180
- #define FA_NVRAM_VPD_SIZE 0x200
- #define FA_NVRAM_VPD0_ADDR 0x00
- #define FA_NVRAM_VPD1_ADDR 0x100
- #define FA_BOOT_CODE_ADDR 0x00000
- /*
- * RISC code begins at offset 512KB
- * within flash. Consisting of two
- * contiguous RISC code segments.
- */
- #define FA_RISC_CODE_ADDR 0x20000
- #define FA_RISC_CODE_SEGMENTS 2
- #define FA_FLASH_DESCR_ADDR_24 0x11000
- #define FA_FLASH_LAYOUT_ADDR_24 0x11400
- #define FA_NPIV_CONF0_ADDR_24 0x16000
- #define FA_NPIV_CONF1_ADDR_24 0x17000
- #define FA_FW_AREA_ADDR 0x40000
- #define FA_VPD_NVRAM_ADDR 0x48000
- #define FA_FEATURE_ADDR 0x4C000
- #define FA_FLASH_DESCR_ADDR 0x50000
- #define FA_FLASH_LAYOUT_ADDR 0x50400
- #define FA_HW_EVENT0_ADDR 0x54000
- #define FA_HW_EVENT1_ADDR 0x54400
- #define FA_HW_EVENT_SIZE 0x200
- #define FA_HW_EVENT_ENTRY_SIZE 4
- #define FA_NPIV_CONF0_ADDR 0x5C000
- #define FA_NPIV_CONF1_ADDR 0x5D000
- #define FA_FCP_PRIO0_ADDR 0x10000
- #define FA_FCP_PRIO1_ADDR 0x12000
- /*
- * Flash Error Log Event Codes.
- */
- #define HW_EVENT_RESET_ERR 0xF00B
- #define HW_EVENT_ISP_ERR 0xF020
- #define HW_EVENT_PARITY_ERR 0xF022
- #define HW_EVENT_NVRAM_CHKSUM_ERR 0xF023
- #define HW_EVENT_FLASH_FW_ERR 0xF024
- __le32 flash_data; /* Flash/NVRAM BIOS data. */
- __le32 ctrl_status; /* Control/Status. */
- #define CSRX_FLASH_ACCESS_ERROR BIT_18 /* Flash/NVRAM Access Error. */
- #define CSRX_DMA_ACTIVE BIT_17 /* DMA Active status. */
- #define CSRX_DMA_SHUTDOWN BIT_16 /* DMA Shutdown control status. */
- #define CSRX_FUNCTION BIT_15 /* Function number. */
- /* PCI-X Bus Mode. */
- #define CSRX_PCIX_BUS_MODE_MASK (BIT_11|BIT_10|BIT_9|BIT_8)
- #define PBM_PCI_33MHZ (0 << 8)
- #define PBM_PCIX_M1_66MHZ (1 << 8)
- #define PBM_PCIX_M1_100MHZ (2 << 8)
- #define PBM_PCIX_M1_133MHZ (3 << 8)
- #define PBM_PCIX_M2_66MHZ (5 << 8)
- #define PBM_PCIX_M2_100MHZ (6 << 8)
- #define PBM_PCIX_M2_133MHZ (7 << 8)
- #define PBM_PCI_66MHZ (8 << 8)
- /* Max Write Burst byte count. */
- #define CSRX_MAX_WRT_BURST_MASK (BIT_5|BIT_4)
- #define MWB_512_BYTES (0 << 4)
- #define MWB_1024_BYTES (1 << 4)
- #define MWB_2048_BYTES (2 << 4)
- #define MWB_4096_BYTES (3 << 4)
- #define CSRX_64BIT_SLOT BIT_2 /* PCI 64-Bit Bus Slot. */
- #define CSRX_FLASH_ENABLE BIT_1 /* Flash BIOS Read/Write enable. */
- #define CSRX_ISP_SOFT_RESET BIT_0 /* ISP soft reset. */
- __le32 ictrl; /* Interrupt control. */
- #define ICRX_EN_RISC_INT BIT_3 /* Enable RISC interrupts on PCI. */
- __le32 istatus; /* Interrupt status. */
- #define ISRX_RISC_INT BIT_3 /* RISC interrupt. */
- __le32 unused_1[2]; /* Gap. */
- /* Request Queue. */
- __le32 req_q_in; /* In-Pointer. */
- __le32 req_q_out; /* Out-Pointer. */
- /* Response Queue. */
- __le32 rsp_q_in; /* In-Pointer. */
- __le32 rsp_q_out; /* Out-Pointer. */
- /* Priority Request Queue. */
- __le32 preq_q_in; /* In-Pointer. */
- __le32 preq_q_out; /* Out-Pointer. */
- __le32 unused_2[2]; /* Gap. */
- /* ATIO Queue. */
- __le32 atio_q_in; /* In-Pointer. */
- __le32 atio_q_out; /* Out-Pointer. */
- __le32 host_status;
- #define HSRX_RISC_INT BIT_15 /* RISC to Host interrupt. */
- #define HSRX_RISC_PAUSED BIT_8 /* RISC Paused. */
- __le32 hccr; /* Host command & control register. */
- /* HCCR statuses. */
- #define HCCRX_HOST_INT BIT_6 /* Host to RISC interrupt bit. */
- #define HCCRX_RISC_RESET BIT_5 /* RISC Reset mode bit. */
- /* HCCR commands. */
- /* NOOP. */
- #define HCCRX_NOOP 0x00000000
- /* Set RISC Reset. */
- #define HCCRX_SET_RISC_RESET 0x10000000
- /* Clear RISC Reset. */
- #define HCCRX_CLR_RISC_RESET 0x20000000
- /* Set RISC Pause. */
- #define HCCRX_SET_RISC_PAUSE 0x30000000
- /* Releases RISC Pause. */
- #define HCCRX_REL_RISC_PAUSE 0x40000000
- /* Set HOST to RISC interrupt. */
- #define HCCRX_SET_HOST_INT 0x50000000
- /* Clear HOST to RISC interrupt. */
- #define HCCRX_CLR_HOST_INT 0x60000000
- /* Clear RISC to PCI interrupt. */
- #define HCCRX_CLR_RISC_INT 0xA0000000
- __le32 gpiod; /* GPIO Data register. */
- /* LED update mask. */
- #define GPDX_LED_UPDATE_MASK (BIT_20|BIT_19|BIT_18)
- /* Data update mask. */
- #define GPDX_DATA_UPDATE_MASK (BIT_17|BIT_16)
- /* Data update mask. */
- #define GPDX_DATA_UPDATE_2_MASK (BIT_28|BIT_27|BIT_26|BIT_17|BIT_16)
- /* LED control mask. */
- #define GPDX_LED_COLOR_MASK (BIT_4|BIT_3|BIT_2)
- /* LED bit values. Color names as
- * referenced in fw spec.
- */
- #define GPDX_LED_YELLOW_ON BIT_2
- #define GPDX_LED_GREEN_ON BIT_3
- #define GPDX_LED_AMBER_ON BIT_4
- /* Data in/out. */
- #define GPDX_DATA_INOUT (BIT_1|BIT_0)
- __le32 gpioe; /* GPIO Enable register. */
- /* Enable update mask. */
- #define GPEX_ENABLE_UPDATE_MASK (BIT_17|BIT_16)
- /* Enable update mask. */
- #define GPEX_ENABLE_UPDATE_2_MASK (BIT_28|BIT_27|BIT_26|BIT_17|BIT_16)
- /* Enable. */
- #define GPEX_ENABLE (BIT_1|BIT_0)
- __le32 iobase_addr; /* I/O Bus Base Address register. */
- __le32 unused_3[10]; /* Gap. */
- __le16 mailbox0;
- __le16 mailbox1;
- __le16 mailbox2;
- __le16 mailbox3;
- __le16 mailbox4;
- __le16 mailbox5;
- __le16 mailbox6;
- __le16 mailbox7;
- __le16 mailbox8;
- __le16 mailbox9;
- __le16 mailbox10;
- __le16 mailbox11;
- __le16 mailbox12;
- __le16 mailbox13;
- __le16 mailbox14;
- __le16 mailbox15;
- __le16 mailbox16;
- __le16 mailbox17;
- __le16 mailbox18;
- __le16 mailbox19;
- __le16 mailbox20;
- __le16 mailbox21;
- __le16 mailbox22;
- __le16 mailbox23;
- __le16 mailbox24;
- __le16 mailbox25;
- __le16 mailbox26;
- __le16 mailbox27;
- __le16 mailbox28;
- __le16 mailbox29;
- __le16 mailbox30;
- __le16 mailbox31;
- __le32 iobase_window;
- __le32 iobase_c4;
- __le32 iobase_c8;
- __le32 unused_4_1[6]; /* Gap. */
- __le32 iobase_q;
- __le32 unused_5[2]; /* Gap. */
- __le32 iobase_select;
- __le32 unused_6[2]; /* Gap. */
- __le32 iobase_sdata;
- };
- /* RISC-RISC semaphore register PCI offet */
- #define RISC_REGISTER_BASE_OFFSET 0x7010
- #define RISC_REGISTER_WINDOW_OFFSET 0x6
- /* RISC-RISC semaphore/flag register (risc address 0x7016) */
- #define RISC_SEMAPHORE 0x1UL
- #define RISC_SEMAPHORE_WE (RISC_SEMAPHORE << 16)
- #define RISC_SEMAPHORE_CLR (RISC_SEMAPHORE_WE | 0x0UL)
- #define RISC_SEMAPHORE_SET (RISC_SEMAPHORE_WE | RISC_SEMAPHORE)
- #define RISC_SEMAPHORE_FORCE 0x8000UL
- #define RISC_SEMAPHORE_FORCE_WE (RISC_SEMAPHORE_FORCE << 16)
- #define RISC_SEMAPHORE_FORCE_CLR (RISC_SEMAPHORE_FORCE_WE | 0x0UL)
- #define RISC_SEMAPHORE_FORCE_SET \
- (RISC_SEMAPHORE_FORCE_WE | RISC_SEMAPHORE_FORCE)
- /* RISC semaphore timeouts (ms) */
- #define TIMEOUT_SEMAPHORE 2500
- #define TIMEOUT_SEMAPHORE_FORCE 2000
- #define TIMEOUT_TOTAL_ELAPSED 4500
- /* Trace Control *************************************************************/
- #define TC_AEN_DISABLE 0
- #define TC_EFT_ENABLE 4
- #define TC_EFT_DISABLE 5
- #define TC_FCE_ENABLE 8
- #define TC_FCE_OPTIONS 0
- #define TC_FCE_DEFAULT_RX_SIZE 2112
- #define TC_FCE_DEFAULT_TX_SIZE 2112
- #define TC_FCE_DISABLE 9
- #define TC_FCE_DISABLE_TRACE BIT_0
- /* MID Support ***************************************************************/
- #define MIN_MULTI_ID_FABRIC 64 /* Must be power-of-2. */
- #define MAX_MULTI_ID_FABRIC 256 /* ... */
- struct mid_conf_entry_24xx {
- uint16_t reserved_1;
- /*
- * BIT 0 = Enable Hard Loop Id
- * BIT 1 = Acquire Loop ID in LIPA
- * BIT 2 = ID not Acquired
- * BIT 3 = Enable VP
- * BIT 4 = Enable Initiator Mode
- * BIT 5 = Disable Target Mode
- * BIT 6-7 = Reserved
- */
- uint8_t options;
- uint8_t hard_address;
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- };
- struct mid_init_cb_24xx {
- struct init_cb_24xx init_cb;
- __le16 count;
- __le16 options;
- struct mid_conf_entry_24xx entries[MAX_MULTI_ID_FABRIC];
- };
- struct mid_db_entry_24xx {
- uint16_t status;
- #define MDBS_NON_PARTIC BIT_3
- #define MDBS_ID_ACQUIRED BIT_1
- #define MDBS_ENABLED BIT_0
- uint8_t options;
- uint8_t hard_address;
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- uint8_t port_id[3];
- uint8_t reserved_1;
- };
- /*
- * Virtual Port Control IOCB
- */
- #define VP_CTRL_IOCB_TYPE 0x30 /* Virtual Port Control entry. */
- struct vp_ctrl_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 vp_idx_failed;
- __le16 comp_status; /* Completion status. */
- #define CS_VCE_IOCB_ERROR 0x01 /* Error processing IOCB */
- #define CS_VCE_ACQ_ID_ERROR 0x02 /* Error while acquireing ID. */
- #define CS_VCE_BUSY 0x05 /* Firmware not ready to accept cmd. */
- __le16 command;
- #define VCE_COMMAND_ENABLE_VPS 0x00 /* Enable VPs. */
- #define VCE_COMMAND_DISABLE_VPS 0x08 /* Disable VPs. */
- #define VCE_COMMAND_DISABLE_VPS_REINIT 0x09 /* Disable VPs and reinit link. */
- #define VCE_COMMAND_DISABLE_VPS_LOGO 0x0a /* Disable VPs and LOGO ports. */
- #define VCE_COMMAND_DISABLE_VPS_LOGO_ALL 0x0b /* Disable VPs and LOGO ports. */
- __le16 vp_count;
- uint8_t vp_idx_map[16];
- __le16 flags;
- __le16 id;
- uint16_t reserved_4;
- __le16 hopct;
- uint8_t reserved_5[24];
- };
- /*
- * Modify Virtual Port Configuration IOCB
- */
- #define VP_CONFIG_IOCB_TYPE 0x31 /* Virtual Port Config entry. */
- struct vp_config_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t handle_count;
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 flags;
- #define CS_VF_BIND_VPORTS_TO_VF BIT_0
- #define CS_VF_SET_QOS_OF_VPORTS BIT_1
- #define CS_VF_SET_HOPS_OF_VPORTS BIT_2
- __le16 comp_status; /* Completion status. */
- #define CS_VCT_STS_ERROR 0x01 /* Specified VPs were not disabled. */
- #define CS_VCT_CNT_ERROR 0x02 /* Invalid VP count. */
- #define CS_VCT_ERROR 0x03 /* Unknown error. */
- #define CS_VCT_IDX_ERROR 0x02 /* Invalid VP index. */
- #define CS_VCT_BUSY 0x05 /* Firmware not ready to accept cmd. */
- uint8_t command;
- #define VCT_COMMAND_MOD_VPS 0x00 /* Modify VP configurations. */
- #define VCT_COMMAND_MOD_ENABLE_VPS 0x01 /* Modify configuration & enable VPs. */
- uint8_t vp_count;
- uint8_t vp_index1;
- uint8_t vp_index2;
- uint8_t options_idx1;
- uint8_t hard_address_idx1;
- uint16_t reserved_vp1;
- uint8_t port_name_idx1[WWN_SIZE];
- uint8_t node_name_idx1[WWN_SIZE];
- uint8_t options_idx2;
- uint8_t hard_address_idx2;
- uint16_t reserved_vp2;
- uint8_t port_name_idx2[WWN_SIZE];
- uint8_t node_name_idx2[WWN_SIZE];
- __le16 id;
- uint16_t reserved_4;
- __le16 hopct;
- uint8_t reserved_5[2];
- };
- #define VP_RPT_ID_IOCB_TYPE 0x32 /* Report ID Acquisition entry. */
- enum VP_STATUS {
- VP_STAT_COMPL,
- VP_STAT_FAIL,
- VP_STAT_ID_CHG,
- VP_STAT_SNS_TO, /* timeout */
- VP_STAT_SNS_RJT,
- VP_STAT_SCR_TO, /* timeout */
- VP_STAT_SCR_RJT,
- };
- enum VP_FLAGS {
- VP_FLAGS_CON_FLOOP = 1,
- VP_FLAGS_CON_P2P = 2,
- VP_FLAGS_CON_FABRIC = 3,
- VP_FLAGS_NAME_VALID = BIT_5,
- };
- struct vp_rpt_id_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- __le32 resv1;
- uint8_t vp_acquired;
- uint8_t vp_setup;
- uint8_t vp_idx; /* Format 0=reserved */
- uint8_t vp_status; /* Format 0=reserved */
- uint8_t port_id[3];
- uint8_t format;
- union {
- struct _f0 {
- /* format 0 loop */
- uint8_t vp_idx_map[16];
- uint8_t reserved_4[32];
- } f0;
- struct _f1 {
- /* format 1 fabric */
- uint8_t vpstat1_subcode; /* vp_status=1 subcode */
- uint8_t flags;
- #define TOPO_MASK 0xE
- #define TOPO_FL 0x2
- #define TOPO_N2N 0x4
- #define TOPO_F 0x6
- uint16_t fip_flags;
- uint8_t rsv2[12];
- uint8_t ls_rjt_vendor;
- uint8_t ls_rjt_explanation;
- uint8_t ls_rjt_reason;
- uint8_t rsv3[5];
- uint8_t port_name[8];
- uint8_t node_name[8];
- uint16_t bbcr;
- uint8_t reserved_5[6];
- } f1;
- struct _f2 { /* format 2: N2N direct connect */
- uint8_t vpstat1_subcode;
- uint8_t flags;
- uint16_t fip_flags;
- uint8_t rsv2[12];
- uint8_t ls_rjt_vendor;
- uint8_t ls_rjt_explanation;
- uint8_t ls_rjt_reason;
- uint8_t rsv3[5];
- uint8_t port_name[8];
- uint8_t node_name[8];
- uint16_t bbcr;
- uint8_t reserved_5[2];
- uint8_t remote_nport_id[4];
- } f2;
- } u;
- };
- #define VF_EVFP_IOCB_TYPE 0x26 /* Exchange Virtual Fabric Parameters entry. */
- struct vf_evfp_entry_24xx {
- uint8_t entry_type; /* Entry type. */
- uint8_t entry_count; /* Entry count. */
- uint8_t sys_define; /* System defined. */
- uint8_t entry_status; /* Entry Status. */
- uint32_t handle; /* System handle. */
- __le16 comp_status; /* Completion status. */
- __le16 timeout; /* timeout */
- __le16 adim_tagging_mode;
- __le16 vfport_id;
- uint32_t exch_addr;
- __le16 nport_handle; /* N_PORT handle. */
- __le16 control_flags;
- uint32_t io_parameter_0;
- uint32_t io_parameter_1;
- __le64 tx_address __packed; /* Data segment 0 address. */
- uint32_t tx_len; /* Data segment 0 length. */
- __le64 rx_address __packed; /* Data segment 1 address. */
- uint32_t rx_len; /* Data segment 1 length. */
- };
- /* END MID Support ***********************************************************/
- /* Flash Description Table ***************************************************/
- struct qla_fdt_layout {
- uint8_t sig[4];
- __le16 version;
- __le16 len;
- __le16 checksum;
- uint8_t unused1[2];
- uint8_t model[16];
- __le16 man_id;
- __le16 id;
- uint8_t flags;
- uint8_t erase_cmd;
- uint8_t alt_erase_cmd;
- uint8_t wrt_enable_cmd;
- uint8_t wrt_enable_bits;
- uint8_t wrt_sts_reg_cmd;
- uint8_t unprotect_sec_cmd;
- uint8_t read_man_id_cmd;
- __le32 block_size;
- __le32 alt_block_size;
- __le32 flash_size;
- __le32 wrt_enable_data;
- uint8_t read_id_addr_len;
- uint8_t wrt_disable_bits;
- uint8_t read_dev_id_len;
- uint8_t chip_erase_cmd;
- __le16 read_timeout;
- uint8_t protect_sec_cmd;
- uint8_t unused2[65];
- };
- /* Flash Layout Table ********************************************************/
- struct qla_flt_location {
- uint8_t sig[4];
- __le16 start_lo;
- __le16 start_hi;
- uint8_t version;
- uint8_t unused[5];
- __le16 checksum;
- };
- #define FLT_REG_FW 0x01
- #define FLT_REG_BOOT_CODE 0x07
- #define FLT_REG_VPD_0 0x14
- #define FLT_REG_NVRAM_0 0x15
- #define FLT_REG_VPD_1 0x16
- #define FLT_REG_NVRAM_1 0x17
- #define FLT_REG_VPD_2 0xD4
- #define FLT_REG_NVRAM_2 0xD5
- #define FLT_REG_VPD_3 0xD6
- #define FLT_REG_NVRAM_3 0xD7
- #define FLT_REG_FDT 0x1a
- #define FLT_REG_FLT 0x1c
- #define FLT_REG_HW_EVENT_0 0x1d
- #define FLT_REG_HW_EVENT_1 0x1f
- #define FLT_REG_NPIV_CONF_0 0x29
- #define FLT_REG_NPIV_CONF_1 0x2a
- #define FLT_REG_GOLD_FW 0x2f
- #define FLT_REG_FCP_PRIO_0 0x87
- #define FLT_REG_FCP_PRIO_1 0x88
- #define FLT_REG_CNA_FW 0x97
- #define FLT_REG_BOOT_CODE_8044 0xA2
- #define FLT_REG_FCOE_FW 0xA4
- #define FLT_REG_FCOE_NVRAM_0 0xAA
- #define FLT_REG_FCOE_NVRAM_1 0xAC
- /* 27xx */
- #define FLT_REG_IMG_PRI_27XX 0x95
- #define FLT_REG_IMG_SEC_27XX 0x96
- #define FLT_REG_FW_SEC_27XX 0x02
- #define FLT_REG_BOOTLOAD_SEC_27XX 0x9
- #define FLT_REG_VPD_SEC_27XX_0 0x50
- #define FLT_REG_VPD_SEC_27XX_1 0x52
- #define FLT_REG_VPD_SEC_27XX_2 0xD8
- #define FLT_REG_VPD_SEC_27XX_3 0xDA
- #define FLT_REG_NVME_PARAMS_27XX 0x21
- /* 28xx */
- #define FLT_REG_AUX_IMG_PRI_28XX 0x125
- #define FLT_REG_AUX_IMG_SEC_28XX 0x126
- #define FLT_REG_VPD_SEC_28XX_0 0x10C
- #define FLT_REG_VPD_SEC_28XX_1 0x10E
- #define FLT_REG_VPD_SEC_28XX_2 0x110
- #define FLT_REG_VPD_SEC_28XX_3 0x112
- #define FLT_REG_NVRAM_SEC_28XX_0 0x10D
- #define FLT_REG_NVRAM_SEC_28XX_1 0x10F
- #define FLT_REG_NVRAM_SEC_28XX_2 0x111
- #define FLT_REG_NVRAM_SEC_28XX_3 0x113
- #define FLT_REG_MPI_PRI_28XX 0xD3
- #define FLT_REG_MPI_SEC_28XX 0xF0
- #define FLT_REG_PEP_PRI_28XX 0xD1
- #define FLT_REG_PEP_SEC_28XX 0xF1
- #define FLT_REG_NVME_PARAMS_PRI_28XX 0x14E
- #define FLT_REG_NVME_PARAMS_SEC_28XX 0x179
- struct qla_flt_region {
- __le16 code;
- uint8_t attribute;
- uint8_t reserved;
- __le32 size;
- __le32 start;
- __le32 end;
- };
- struct qla_flt_header {
- __le16 version;
- __le16 length;
- __le16 checksum;
- __le16 unused;
- struct qla_flt_region region[];
- };
- #define FLT_REGION_SIZE 16
- #define FLT_MAX_REGIONS 0xFF
- #define FLT_REGIONS_SIZE (FLT_REGION_SIZE * FLT_MAX_REGIONS)
- /* Flash NPIV Configuration Table ********************************************/
- struct qla_npiv_header {
- uint8_t sig[2];
- __le16 version;
- __le16 entries;
- __le16 unused[4];
- __le16 checksum;
- };
- struct qla_npiv_entry {
- __le16 flags;
- __le16 vf_id;
- uint8_t q_qos;
- uint8_t f_qos;
- __le16 unused1;
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- };
- /* 84XX Support **************************************************************/
- #define MBA_ISP84XX_ALERT 0x800f /* Alert Notification. */
- #define A84_PANIC_RECOVERY 0x1
- #define A84_OP_LOGIN_COMPLETE 0x2
- #define A84_DIAG_LOGIN_COMPLETE 0x3
- #define A84_GOLD_LOGIN_COMPLETE 0x4
- #define MBC_ISP84XX_RESET 0x3a /* Reset. */
- #define FSTATE_REMOTE_FC_DOWN BIT_0
- #define FSTATE_NSL_LINK_DOWN BIT_1
- #define FSTATE_IS_DIAG_FW BIT_2
- #define FSTATE_LOGGED_IN BIT_3
- #define FSTATE_WAITING_FOR_VERIFY BIT_4
- #define VERIFY_CHIP_IOCB_TYPE 0x1B
- struct verify_chip_entry_84xx {
- uint8_t entry_type;
- uint8_t entry_count;
- uint8_t sys_defined;
- uint8_t entry_status;
- uint32_t handle;
- __le16 options;
- #define VCO_DONT_UPDATE_FW BIT_0
- #define VCO_FORCE_UPDATE BIT_1
- #define VCO_DONT_RESET_UPDATE BIT_2
- #define VCO_DIAG_FW BIT_3
- #define VCO_END_OF_DATA BIT_14
- #define VCO_ENABLE_DSD BIT_15
- __le16 reserved_1;
- __le16 data_seg_cnt;
- __le16 reserved_2[3];
- __le32 fw_ver;
- __le32 exchange_address;
- __le32 reserved_3[3];
- __le32 fw_size;
- __le32 fw_seq_size;
- __le32 relative_offset;
- struct dsd64 dsd;
- };
- struct verify_chip_rsp_84xx {
- uint8_t entry_type;
- uint8_t entry_count;
- uint8_t sys_defined;
- uint8_t entry_status;
- uint32_t handle;
- __le16 comp_status;
- #define CS_VCS_CHIP_FAILURE 0x3
- #define CS_VCS_BAD_EXCHANGE 0x8
- #define CS_VCS_SEQ_COMPLETEi 0x40
- __le16 failure_code;
- #define VFC_CHECKSUM_ERROR 0x1
- #define VFC_INVALID_LEN 0x2
- #define VFC_ALREADY_IN_PROGRESS 0x8
- __le16 reserved_1[4];
- __le32 fw_ver;
- __le32 exchange_address;
- __le32 reserved_2[6];
- };
- #define ACCESS_CHIP_IOCB_TYPE 0x2B
- struct access_chip_84xx {
- uint8_t entry_type;
- uint8_t entry_count;
- uint8_t sys_defined;
- uint8_t entry_status;
- uint32_t handle;
- __le16 options;
- #define ACO_DUMP_MEMORY 0x0
- #define ACO_LOAD_MEMORY 0x1
- #define ACO_CHANGE_CONFIG_PARAM 0x2
- #define ACO_REQUEST_INFO 0x3
- __le16 reserved1;
- __le16 dseg_count;
- __le16 reserved2[3];
- __le32 parameter1;
- __le32 parameter2;
- __le32 parameter3;
- __le32 reserved3[3];
- __le32 total_byte_cnt;
- __le32 reserved4;
- struct dsd64 dsd;
- };
- struct access_chip_rsp_84xx {
- uint8_t entry_type;
- uint8_t entry_count;
- uint8_t sys_defined;
- uint8_t entry_status;
- uint32_t handle;
- __le16 comp_status;
- __le16 failure_code;
- __le32 residual_count;
- __le32 reserved[12];
- };
- /* 81XX Support **************************************************************/
- #define MBA_DCBX_START 0x8016
- #define MBA_DCBX_COMPLETE 0x8030
- #define MBA_FCF_CONF_ERR 0x8031
- #define MBA_DCBX_PARAM_UPDATE 0x8032
- #define MBA_IDC_COMPLETE 0x8100
- #define MBA_IDC_NOTIFY 0x8101
- #define MBA_IDC_TIME_EXT 0x8102
- #define MBC_IDC_ACK 0x101
- #define MBC_RESTART_MPI_FW 0x3d
- #define MBC_FLASH_ACCESS_CTRL 0x3e /* Control flash access. */
- #define MBC_GET_XGMAC_STATS 0x7a
- #define MBC_GET_DCBX_PARAMS 0x51
- /*
- * ISP83xx mailbox commands
- */
- #define MBC_WRITE_REMOTE_REG 0x0001 /* Write remote register */
- #define MBC_READ_REMOTE_REG 0x0009 /* Read remote register */
- #define MBC_RESTART_NIC_FIRMWARE 0x003d /* Restart NIC firmware */
- #define MBC_SET_ACCESS_CONTROL 0x003e /* Access control command */
- /* Flash access control option field bit definitions */
- #define FAC_OPT_FORCE_SEMAPHORE BIT_15
- #define FAC_OPT_REQUESTOR_ID BIT_14
- #define FAC_OPT_CMD_SUBCODE 0xff
- /* Flash access control command subcodes */
- #define FAC_OPT_CMD_WRITE_PROTECT 0x00
- #define FAC_OPT_CMD_WRITE_ENABLE 0x01
- #define FAC_OPT_CMD_ERASE_SECTOR 0x02
- #define FAC_OPT_CMD_LOCK_SEMAPHORE 0x03
- #define FAC_OPT_CMD_UNLOCK_SEMAPHORE 0x04
- #define FAC_OPT_CMD_GET_SECTOR_SIZE 0x05
- /* enhanced features bit definitions */
- #define NEF_LR_DIST_ENABLE BIT_0
- /* LR Distance bit positions */
- #define LR_DIST_NV_POS 2
- #define LR_DIST_NV_MASK 0xf
- #define LR_DIST_FW_POS 12
- /* FAC semaphore defines */
- #define FAC_SEMAPHORE_UNLOCK 0
- #define FAC_SEMAPHORE_LOCK 1
- struct nvram_81xx {
- /* NVRAM header. */
- uint8_t id[4];
- __le16 nvram_version;
- __le16 reserved_0;
- /* Firmware Initialization Control Block. */
- __le16 version;
- __le16 reserved_1;
- __le16 frame_payload_size;
- __le16 execution_throttle;
- __le16 exchange_count;
- __le16 reserved_2;
- uint8_t port_name[WWN_SIZE];
- uint8_t node_name[WWN_SIZE];
- __le16 login_retry_count;
- __le16 reserved_3;
- __le16 interrupt_delay_timer;
- __le16 login_timeout;
- __le32 firmware_options_1;
- __le32 firmware_options_2;
- __le32 firmware_options_3;
- __le16 reserved_4[4];
- /* Offset 64. */
- uint8_t enode_mac[6];
- __le16 reserved_5[5];
- /* Offset 80. */
- __le16 reserved_6[24];
- /* Offset 128. */
- __le16 ex_version;
- uint8_t prio_fcf_matching_flags;
- uint8_t reserved_6_1[3];
- __le16 pri_fcf_vlan_id;
- uint8_t pri_fcf_fabric_name[8];
- __le16 reserved_6_2[7];
- uint8_t spma_mac_addr[6];
- __le16 reserved_6_3[14];
- /* Offset 192. */
- uint8_t min_supported_speed;
- uint8_t reserved_7_0;
- __le16 reserved_7[31];
- /*
- * BIT 0 = Enable spinup delay
- * BIT 1 = Disable BIOS
- * BIT 2 = Enable Memory Map BIOS
- * BIT 3 = Enable Selectable Boot
- * BIT 4 = Disable RISC code load
- * BIT 5 = Disable Serdes
- * BIT 6 = Opt boot mode
- * BIT 7 = Interrupt enable
- *
- * BIT 8 = EV Control enable
- * BIT 9 = Enable lip reset
- * BIT 10 = Enable lip full login
- * BIT 11 = Enable target reset
- * BIT 12 = Stop firmware
- * BIT 13 = Enable nodename option
- * BIT 14 = Default WWPN valid
- * BIT 15 = Enable alternate WWN
- *
- * BIT 16 = CLP LUN string
- * BIT 17 = CLP Target string
- * BIT 18 = CLP BIOS enable string
- * BIT 19 = CLP Serdes string
- * BIT 20 = CLP WWPN string
- * BIT 21 = CLP WWNN string
- * BIT 22 =
- * BIT 23 =
- * BIT 24 = Keep WWPN
- * BIT 25 = Temp WWPN
- * BIT 26-31 =
- */
- __le32 host_p;
- uint8_t alternate_port_name[WWN_SIZE];
- uint8_t alternate_node_name[WWN_SIZE];
- uint8_t boot_port_name[WWN_SIZE];
- __le16 boot_lun_number;
- __le16 reserved_8;
- uint8_t alt1_boot_port_name[WWN_SIZE];
- __le16 alt1_boot_lun_number;
- __le16 reserved_9;
- uint8_t alt2_boot_port_name[WWN_SIZE];
- __le16 alt2_boot_lun_number;
- __le16 reserved_10;
- uint8_t alt3_boot_port_name[WWN_SIZE];
- __le16 alt3_boot_lun_number;
- __le16 reserved_11;
- /*
- * BIT 0 = Selective Login
- * BIT 1 = Alt-Boot Enable
- * BIT 2 = Reserved
- * BIT 3 = Boot Order List
- * BIT 4 = Reserved
- * BIT 5 = Selective LUN
- * BIT 6 = Reserved
- * BIT 7-31 =
- */
- __le32 efi_parameters;
- uint8_t reset_delay;
- uint8_t reserved_12;
- __le16 reserved_13;
- __le16 boot_id_number;
- __le16 reserved_14;
- __le16 max_luns_per_target;
- __le16 reserved_15;
- __le16 port_down_retry_count;
- __le16 link_down_timeout;
- /* FCode parameters. */
- __le16 fcode_parameter;
- __le16 reserved_16[3];
- /* Offset 352. */
- uint8_t reserved_17[4];
- __le16 reserved_18[5];
- uint8_t reserved_19[2];
- __le16 reserved_20[8];
- /* Offset 384. */
- uint8_t reserved_21[16];
- __le16 reserved_22[3];
- /* Offset 406 (0x196) Enhanced Features
- * BIT 0 = Extended BB credits for LR
- * BIT 1 = Virtual Fabric Enable
- * BIT 2-5 = Distance Support if BIT 0 is on
- * BIT 6 = Prefer FCP
- * BIT 7 = SCM Disabled if BIT is set (1)
- * BIT 8-15 = Unused
- */
- uint16_t enhanced_features;
- uint16_t reserved_24[4];
- /* Offset 416. */
- __le16 reserved_25[32];
- /* Offset 480. */
- uint8_t model_name[16];
- /* Offset 496. */
- __le16 feature_mask_l;
- __le16 feature_mask_h;
- __le16 reserved_26[2];
- __le16 subsystem_vendor_id;
- __le16 subsystem_device_id;
- __le32 checksum;
- };
- /*
- * ISP Initialization Control Block.
- * Little endian except where noted.
- */
- #define ICB_VERSION 1
- struct init_cb_81xx {
- __le16 version;
- __le16 reserved_1;
- __le16 frame_payload_size;
- __le16 execution_throttle;
- __le16 exchange_count;
- __le16 reserved_2;
- uint8_t port_name[WWN_SIZE]; /* Big endian. */
- uint8_t node_name[WWN_SIZE]; /* Big endian. */
- __le16 response_q_inpointer;
- __le16 request_q_outpointer;
- __le16 login_retry_count;
- __le16 prio_request_q_outpointer;
- __le16 response_q_length;
- __le16 request_q_length;
- __le16 reserved_3;
- __le16 prio_request_q_length;
- __le64 request_q_address __packed;
- __le64 response_q_address __packed;
- __le64 prio_request_q_address __packed;
- uint8_t reserved_4[8];
- __le16 atio_q_inpointer;
- __le16 atio_q_length;
- __le64 atio_q_address __packed;
- __le16 interrupt_delay_timer; /* 100us increments. */
- __le16 login_timeout;
- /*
- * BIT 0-3 = Reserved
- * BIT 4 = Enable Target Mode
- * BIT 5 = Disable Initiator Mode
- * BIT 6 = Reserved
- * BIT 7 = Reserved
- *
- * BIT 8-13 = Reserved
- * BIT 14 = Node Name Option
- * BIT 15-31 = Reserved
- */
- __le32 firmware_options_1;
- /*
- * BIT 0 = Operation Mode bit 0
- * BIT 1 = Operation Mode bit 1
- * BIT 2 = Operation Mode bit 2
- * BIT 3 = Operation Mode bit 3
- * BIT 4-7 = Reserved
- *
- * BIT 8 = Enable Class 2
- * BIT 9 = Enable ACK0
- * BIT 10 = Reserved
- * BIT 11 = Enable FC-SP Security
- * BIT 12 = FC Tape Enable
- * BIT 13 = Reserved
- * BIT 14 = Enable Target PRLI Control
- * BIT 15-31 = Reserved
- */
- __le32 firmware_options_2;
- /*
- * BIT 0-3 = Reserved
- * BIT 4 = FCP RSP Payload bit 0
- * BIT 5 = FCP RSP Payload bit 1
- * BIT 6 = Enable Receive Out-of-Order data frame handling
- * BIT 7 = Reserved
- *
- * BIT 8 = Reserved
- * BIT 9 = Enable Out-of-Order FCP_XFER_RDY relative offset handling
- * BIT 10-16 = Reserved
- * BIT 17 = Enable multiple FCFs
- * BIT 18-20 = MAC addressing mode
- * BIT 21-25 = Ethernet data rate
- * BIT 26 = Enable ethernet header rx IOCB for ATIO q
- * BIT 27 = Enable ethernet header rx IOCB for response q
- * BIT 28 = SPMA selection bit 0
- * BIT 28 = SPMA selection bit 1
- * BIT 30-31 = Reserved
- */
- __le32 firmware_options_3;
- uint8_t reserved_5[8];
- uint8_t enode_mac[6];
- uint8_t reserved_6[10];
- };
- struct mid_init_cb_81xx {
- struct init_cb_81xx init_cb;
- uint16_t count;
- uint16_t options;
- struct mid_conf_entry_24xx entries[MAX_MULTI_ID_FABRIC];
- };
- struct ex_init_cb_81xx {
- uint16_t ex_version;
- uint8_t prio_fcf_matching_flags;
- uint8_t reserved_1[3];
- uint16_t pri_fcf_vlan_id;
- uint8_t pri_fcf_fabric_name[8];
- uint16_t reserved_2[7];
- uint8_t spma_mac_addr[6];
- uint16_t reserved_3[14];
- };
- #define FARX_ACCESS_FLASH_CONF_81XX 0x7FFD0000
- #define FARX_ACCESS_FLASH_DATA_81XX 0x7F800000
- #define FARX_ACCESS_FLASH_CONF_28XX 0x7FFD0000
- #define FARX_ACCESS_FLASH_DATA_28XX 0x7F7D0000
- /* FCP priority config defines *************************************/
- /* operations */
- #define QLFC_FCP_PRIO_DISABLE 0x0
- #define QLFC_FCP_PRIO_ENABLE 0x1
- #define QLFC_FCP_PRIO_GET_CONFIG 0x2
- #define QLFC_FCP_PRIO_SET_CONFIG 0x3
- struct qla_fcp_prio_entry {
- uint16_t flags; /* Describes parameter(s) in FCP */
- /* priority entry that are valid */
- #define FCP_PRIO_ENTRY_VALID 0x1
- #define FCP_PRIO_ENTRY_TAG_VALID 0x2
- #define FCP_PRIO_ENTRY_SPID_VALID 0x4
- #define FCP_PRIO_ENTRY_DPID_VALID 0x8
- #define FCP_PRIO_ENTRY_LUNB_VALID 0x10
- #define FCP_PRIO_ENTRY_LUNE_VALID 0x20
- #define FCP_PRIO_ENTRY_SWWN_VALID 0x40
- #define FCP_PRIO_ENTRY_DWWN_VALID 0x80
- uint8_t tag; /* Priority value */
- uint8_t reserved; /* Reserved for future use */
- uint32_t src_pid; /* Src port id. high order byte */
- /* unused; -1 (wild card) */
- uint32_t dst_pid; /* Src port id. high order byte */
- /* unused; -1 (wild card) */
- uint16_t lun_beg; /* 1st lun num of lun range. */
- /* -1 (wild card) */
- uint16_t lun_end; /* 2nd lun num of lun range. */
- /* -1 (wild card) */
- uint8_t src_wwpn[8]; /* Source WWPN: -1 (wild card) */
- uint8_t dst_wwpn[8]; /* Destination WWPN: -1 (wild card) */
- };
- struct qla_fcp_prio_cfg {
- uint8_t signature[4]; /* "HQOS" signature of config data */
- uint16_t version; /* 1: Initial version */
- uint16_t length; /* config data size in num bytes */
- uint16_t checksum; /* config data bytes checksum */
- uint16_t num_entries; /* Number of entries */
- uint16_t size_of_entry; /* Size of each entry in num bytes */
- uint8_t attributes; /* enable/disable, persistence */
- #define FCP_PRIO_ATTR_DISABLE 0x0
- #define FCP_PRIO_ATTR_ENABLE 0x1
- #define FCP_PRIO_ATTR_PERSIST 0x2
- uint8_t reserved; /* Reserved for future use */
- #define FCP_PRIO_CFG_HDR_SIZE offsetof(struct qla_fcp_prio_cfg, entry)
- struct qla_fcp_prio_entry entry[1023]; /* fcp priority entries */
- uint8_t reserved2[16];
- };
- #define FCP_PRIO_CFG_SIZE (32*1024) /* fcp prio data per port*/
- /* 25XX Support ****************************************************/
- #define FA_FCP_PRIO0_ADDR_25 0x3C000
- #define FA_FCP_PRIO1_ADDR_25 0x3E000
- /* 81XX Flash locations -- occupies second 2MB region. */
- #define FA_BOOT_CODE_ADDR_81 0x80000
- #define FA_RISC_CODE_ADDR_81 0xA0000
- #define FA_FW_AREA_ADDR_81 0xC0000
- #define FA_VPD_NVRAM_ADDR_81 0xD0000
- #define FA_VPD0_ADDR_81 0xD0000
- #define FA_VPD1_ADDR_81 0xD0400
- #define FA_NVRAM0_ADDR_81 0xD0080
- #define FA_NVRAM1_ADDR_81 0xD0180
- #define FA_FEATURE_ADDR_81 0xD4000
- #define FA_FLASH_DESCR_ADDR_81 0xD8000
- #define FA_FLASH_LAYOUT_ADDR_81 0xD8400
- #define FA_HW_EVENT0_ADDR_81 0xDC000
- #define FA_HW_EVENT1_ADDR_81 0xDC400
- #define FA_NPIV_CONF0_ADDR_81 0xD1000
- #define FA_NPIV_CONF1_ADDR_81 0xD2000
- /* 83XX Flash locations -- occupies second 8MB region. */
- #define FA_FLASH_LAYOUT_ADDR_83 (0x3F1000/4)
- #define FA_FLASH_LAYOUT_ADDR_28 (0x11000/4)
- #define NVRAM_DUAL_FCP_NVME_FLAG_OFFSET 0x196
- #endif
|