rtq2134-regulator.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374
  1. // SPDX-License-Identifier: GPL-2.0+
  2. #include <linux/bitops.h>
  3. #include <linux/i2c.h>
  4. #include <linux/kernel.h>
  5. #include <linux/module.h>
  6. #include <linux/of.h>
  7. #include <linux/regmap.h>
  8. #include <linux/regulator/driver.h>
  9. enum {
  10. RTQ2134_IDX_BUCK1 = 0,
  11. RTQ2134_IDX_BUCK2,
  12. RTQ2134_IDX_BUCK3,
  13. RTQ2134_IDX_MAX
  14. };
  15. #define RTQ2134_AUTO_MODE 0
  16. #define RTQ2134_FCCM_MODE 1
  17. #define RTQ2134_BUCK_DVS0_CTRL 0
  18. #define RTQ2134_BUCK_VSEL_CTRL 2
  19. #define RTQ2134_REG_IO_CHIPNAME 0x01
  20. #define RTQ2134_REG_FLT_RECORDTEMP 0x13
  21. #define RTQ2134_REG_FLT_RECORDBUCK(_id) (0x14 + (_id))
  22. #define RTQ2134_REG_FLT_BUCKCTRL(_id) (0x37 + (_id))
  23. #define RTQ2134_REG_BUCK1_CFG0 0x42
  24. #define RTQ2134_REG_BUCK1_DVS0CFG1 0x48
  25. #define RTQ2134_REG_BUCK1_DVS0CFG0 0x49
  26. #define RTQ2134_REG_BUCK1_DVS1CFG1 0x4A
  27. #define RTQ2134_REG_BUCK1_DVS1CFG0 0x4B
  28. #define RTQ2134_REG_BUCK1_DVSCFG 0x52
  29. #define RTQ2134_REG_BUCK1_RSPCFG 0x54
  30. #define RTQ2134_REG_BUCK2_CFG0 0x5F
  31. #define RTQ2134_REG_BUCK2_DVS0CFG1 0x62
  32. #define RTQ2134_REG_BUCK2_DVS0CFG0 0x63
  33. #define RTQ2134_REG_BUCK2_DVS1CFG1 0x64
  34. #define RTQ2134_REG_BUCK2_DVS1CFG0 0x65
  35. #define RTQ2134_REG_BUCK2_DVSCFG 0x6C
  36. #define RTQ2134_REG_BUCK2_RSPCFG 0x6E
  37. #define RTQ2134_REG_BUCK3_CFG0 0x79
  38. #define RTQ2134_REG_BUCK3_DVS0CFG1 0x7C
  39. #define RTQ2134_REG_BUCK3_DVS0CFG0 0x7D
  40. #define RTQ2134_REG_BUCK3_DVS1CFG1 0x7E
  41. #define RTQ2134_REG_BUCK3_DVS1CFG0 0x7F
  42. #define RTQ2134_REG_BUCK3_DVSCFG 0x86
  43. #define RTQ2134_REG_BUCK3_RSPCFG 0x88
  44. #define RTQ2134_REG_BUCK3_SLEWCTRL 0x89
  45. #define RTQ2134_VOUT_MAXNUM 256
  46. #define RTQ2134_VOUT_MASK 0xFF
  47. #define RTQ2134_VOUTEN_MASK BIT(0)
  48. #define RTQ2134_ACTDISCHG_MASK BIT(0)
  49. #define RTQ2134_RSPUP_MASK GENMASK(6, 4)
  50. #define RTQ2134_FCCM_MASK BIT(5)
  51. #define RTQ2134_UVHICCUP_MASK BIT(3)
  52. #define RTQ2134_BUCKDVS_CTRL_MASK GENMASK(1, 0)
  53. #define RTQ2134_CHIPOT_MASK BIT(2)
  54. #define RTQ2134_BUCKOV_MASK BIT(5)
  55. #define RTQ2134_BUCKUV_MASK BIT(4)
  56. struct rtq2134_regulator_desc {
  57. struct regulator_desc desc;
  58. /* Extension for proprietary register and mask */
  59. unsigned int mode_reg;
  60. unsigned int mode_mask;
  61. unsigned int suspend_enable_reg;
  62. unsigned int suspend_enable_mask;
  63. unsigned int suspend_vsel_reg;
  64. unsigned int suspend_vsel_mask;
  65. unsigned int suspend_mode_reg;
  66. unsigned int suspend_mode_mask;
  67. unsigned int dvs_ctrl_reg;
  68. };
  69. static int rtq2134_buck_set_mode(struct regulator_dev *rdev, unsigned int mode)
  70. {
  71. struct rtq2134_regulator_desc *desc =
  72. (struct rtq2134_regulator_desc *)rdev->desc;
  73. unsigned int val;
  74. if (mode == REGULATOR_MODE_NORMAL)
  75. val = RTQ2134_AUTO_MODE;
  76. else if (mode == REGULATOR_MODE_FAST)
  77. val = RTQ2134_FCCM_MODE;
  78. else
  79. return -EINVAL;
  80. val <<= ffs(desc->mode_mask) - 1;
  81. return regmap_update_bits(rdev->regmap, desc->mode_reg, desc->mode_mask,
  82. val);
  83. }
  84. static unsigned int rtq2134_buck_get_mode(struct regulator_dev *rdev)
  85. {
  86. struct rtq2134_regulator_desc *desc =
  87. (struct rtq2134_regulator_desc *)rdev->desc;
  88. unsigned int mode;
  89. int ret;
  90. ret = regmap_read(rdev->regmap, desc->mode_reg, &mode);
  91. if (ret)
  92. return ret;
  93. if (mode & desc->mode_mask)
  94. return REGULATOR_MODE_FAST;
  95. return REGULATOR_MODE_NORMAL;
  96. }
  97. static int rtq2134_buck_set_suspend_voltage(struct regulator_dev *rdev, int uV)
  98. {
  99. struct rtq2134_regulator_desc *desc =
  100. (struct rtq2134_regulator_desc *)rdev->desc;
  101. int sel;
  102. sel = regulator_map_voltage_linear_range(rdev, uV, uV);
  103. if (sel < 0)
  104. return sel;
  105. sel <<= ffs(desc->suspend_vsel_mask) - 1;
  106. return regmap_update_bits(rdev->regmap, desc->suspend_vsel_reg,
  107. desc->suspend_vsel_mask, sel);
  108. }
  109. static int rtq2134_buck_set_suspend_enable(struct regulator_dev *rdev)
  110. {
  111. struct rtq2134_regulator_desc *desc =
  112. (struct rtq2134_regulator_desc *)rdev->desc;
  113. unsigned int val = desc->suspend_enable_mask;
  114. return regmap_update_bits(rdev->regmap, desc->suspend_enable_reg,
  115. desc->suspend_enable_mask, val);
  116. }
  117. static int rtq2134_buck_set_suspend_disable(struct regulator_dev *rdev)
  118. {
  119. struct rtq2134_regulator_desc *desc =
  120. (struct rtq2134_regulator_desc *)rdev->desc;
  121. return regmap_update_bits(rdev->regmap, desc->suspend_enable_reg,
  122. desc->suspend_enable_mask, 0);
  123. }
  124. static int rtq2134_buck_set_suspend_mode(struct regulator_dev *rdev,
  125. unsigned int mode)
  126. {
  127. struct rtq2134_regulator_desc *desc =
  128. (struct rtq2134_regulator_desc *)rdev->desc;
  129. unsigned int val;
  130. if (mode == REGULATOR_MODE_NORMAL)
  131. val = RTQ2134_AUTO_MODE;
  132. else if (mode == REGULATOR_MODE_FAST)
  133. val = RTQ2134_FCCM_MODE;
  134. else
  135. return -EINVAL;
  136. val <<= ffs(desc->suspend_mode_mask) - 1;
  137. return regmap_update_bits(rdev->regmap, desc->suspend_mode_reg,
  138. desc->suspend_mode_mask, val);
  139. }
  140. static int rtq2134_buck_get_error_flags(struct regulator_dev *rdev,
  141. unsigned int *flags)
  142. {
  143. int rid = rdev_get_id(rdev);
  144. unsigned int chip_error, buck_error, events = 0;
  145. int ret;
  146. ret = regmap_read(rdev->regmap, RTQ2134_REG_FLT_RECORDTEMP,
  147. &chip_error);
  148. if (ret) {
  149. dev_err(&rdev->dev, "Failed to get chip error flag\n");
  150. return ret;
  151. }
  152. ret = regmap_read(rdev->regmap, RTQ2134_REG_FLT_RECORDBUCK(rid),
  153. &buck_error);
  154. if (ret) {
  155. dev_err(&rdev->dev, "Failed to get buck error flag\n");
  156. return ret;
  157. }
  158. if (chip_error & RTQ2134_CHIPOT_MASK)
  159. events |= REGULATOR_ERROR_OVER_TEMP;
  160. if (buck_error & RTQ2134_BUCKUV_MASK)
  161. events |= REGULATOR_ERROR_UNDER_VOLTAGE;
  162. if (buck_error & RTQ2134_BUCKOV_MASK)
  163. events |= REGULATOR_ERROR_REGULATION_OUT;
  164. *flags = events;
  165. return 0;
  166. }
  167. static const struct regulator_ops rtq2134_buck_ops = {
  168. .list_voltage = regulator_list_voltage_linear_range,
  169. .set_voltage_sel = regulator_set_voltage_sel_regmap,
  170. .get_voltage_sel = regulator_get_voltage_sel_regmap,
  171. .enable = regulator_enable_regmap,
  172. .disable = regulator_disable_regmap,
  173. .is_enabled = regulator_is_enabled_regmap,
  174. .set_active_discharge = regulator_set_active_discharge_regmap,
  175. .set_ramp_delay = regulator_set_ramp_delay_regmap,
  176. .set_mode = rtq2134_buck_set_mode,
  177. .get_mode = rtq2134_buck_get_mode,
  178. .set_suspend_voltage = rtq2134_buck_set_suspend_voltage,
  179. .set_suspend_enable = rtq2134_buck_set_suspend_enable,
  180. .set_suspend_disable = rtq2134_buck_set_suspend_disable,
  181. .set_suspend_mode = rtq2134_buck_set_suspend_mode,
  182. .get_error_flags = rtq2134_buck_get_error_flags,
  183. };
  184. static const struct linear_range rtq2134_buck_vout_ranges[] = {
  185. REGULATOR_LINEAR_RANGE(300000, 0, 200, 5000),
  186. REGULATOR_LINEAR_RANGE(1310000, 201, 255, 10000)
  187. };
  188. static unsigned int rtq2134_buck_of_map_mode(unsigned int mode)
  189. {
  190. switch (mode) {
  191. case RTQ2134_AUTO_MODE:
  192. return REGULATOR_MODE_NORMAL;
  193. case RTQ2134_FCCM_MODE:
  194. return REGULATOR_MODE_FAST;
  195. }
  196. return REGULATOR_MODE_INVALID;
  197. }
  198. static int rtq2134_buck_of_parse_cb(struct device_node *np,
  199. const struct regulator_desc *desc,
  200. struct regulator_config *cfg)
  201. {
  202. struct rtq2134_regulator_desc *rdesc =
  203. (struct rtq2134_regulator_desc *)desc;
  204. int rid = desc->id;
  205. bool uv_shutdown, vsel_dvs;
  206. unsigned int val;
  207. int ret;
  208. vsel_dvs = of_property_read_bool(np, "richtek,use-vsel-dvs");
  209. if (vsel_dvs)
  210. val = RTQ2134_BUCK_VSEL_CTRL;
  211. else
  212. val = RTQ2134_BUCK_DVS0_CTRL;
  213. ret = regmap_update_bits(cfg->regmap, rdesc->dvs_ctrl_reg,
  214. RTQ2134_BUCKDVS_CTRL_MASK, val);
  215. if (ret)
  216. return ret;
  217. uv_shutdown = of_property_read_bool(np, "richtek,uv-shutdown");
  218. if (uv_shutdown)
  219. val = 0;
  220. else
  221. val = RTQ2134_UVHICCUP_MASK;
  222. return regmap_update_bits(cfg->regmap, RTQ2134_REG_FLT_BUCKCTRL(rid),
  223. RTQ2134_UVHICCUP_MASK, val);
  224. }
  225. static const unsigned int rtq2134_buck_ramp_delay_table[] = {
  226. 0, 16000, 0, 8000, 4000, 2000, 1000, 500
  227. };
  228. #define RTQ2134_BUCK_DESC(_id) { \
  229. .desc = { \
  230. .name = "rtq2134_buck" #_id, \
  231. .of_match = of_match_ptr("buck" #_id), \
  232. .regulators_node = of_match_ptr("regulators"), \
  233. .id = RTQ2134_IDX_BUCK##_id, \
  234. .type = REGULATOR_VOLTAGE, \
  235. .owner = THIS_MODULE, \
  236. .ops = &rtq2134_buck_ops, \
  237. .n_voltages = RTQ2134_VOUT_MAXNUM, \
  238. .linear_ranges = rtq2134_buck_vout_ranges, \
  239. .n_linear_ranges = ARRAY_SIZE(rtq2134_buck_vout_ranges), \
  240. .vsel_reg = RTQ2134_REG_BUCK##_id##_DVS0CFG1, \
  241. .vsel_mask = RTQ2134_VOUT_MASK, \
  242. .enable_reg = RTQ2134_REG_BUCK##_id##_DVS0CFG0, \
  243. .enable_mask = RTQ2134_VOUTEN_MASK, \
  244. .active_discharge_reg = RTQ2134_REG_BUCK##_id##_CFG0, \
  245. .active_discharge_mask = RTQ2134_ACTDISCHG_MASK, \
  246. .active_discharge_on = RTQ2134_ACTDISCHG_MASK, \
  247. .ramp_reg = RTQ2134_REG_BUCK##_id##_RSPCFG, \
  248. .ramp_mask = RTQ2134_RSPUP_MASK, \
  249. .ramp_delay_table = rtq2134_buck_ramp_delay_table, \
  250. .n_ramp_values = ARRAY_SIZE(rtq2134_buck_ramp_delay_table), \
  251. .of_map_mode = rtq2134_buck_of_map_mode, \
  252. .of_parse_cb = rtq2134_buck_of_parse_cb, \
  253. }, \
  254. .mode_reg = RTQ2134_REG_BUCK##_id##_DVS0CFG0, \
  255. .mode_mask = RTQ2134_FCCM_MASK, \
  256. .suspend_mode_reg = RTQ2134_REG_BUCK##_id##_DVS1CFG0, \
  257. .suspend_mode_mask = RTQ2134_FCCM_MASK, \
  258. .suspend_enable_reg = RTQ2134_REG_BUCK##_id##_DVS1CFG0, \
  259. .suspend_enable_mask = RTQ2134_VOUTEN_MASK, \
  260. .suspend_vsel_reg = RTQ2134_REG_BUCK##_id##_DVS1CFG1, \
  261. .suspend_vsel_mask = RTQ2134_VOUT_MASK, \
  262. .dvs_ctrl_reg = RTQ2134_REG_BUCK##_id##_DVSCFG, \
  263. }
  264. static const struct rtq2134_regulator_desc rtq2134_regulator_descs[] = {
  265. RTQ2134_BUCK_DESC(1),
  266. RTQ2134_BUCK_DESC(2),
  267. RTQ2134_BUCK_DESC(3)
  268. };
  269. static bool rtq2134_is_accissible_reg(struct device *dev, unsigned int reg)
  270. {
  271. if (reg >= RTQ2134_REG_IO_CHIPNAME && reg <= RTQ2134_REG_BUCK3_SLEWCTRL)
  272. return true;
  273. return false;
  274. }
  275. static const struct regmap_config rtq2134_regmap_config = {
  276. .reg_bits = 8,
  277. .val_bits = 8,
  278. .max_register = RTQ2134_REG_BUCK3_SLEWCTRL,
  279. .readable_reg = rtq2134_is_accissible_reg,
  280. .writeable_reg = rtq2134_is_accissible_reg,
  281. };
  282. static int rtq2134_probe(struct i2c_client *i2c)
  283. {
  284. struct regmap *regmap;
  285. struct regulator_dev *rdev;
  286. struct regulator_config regulator_cfg = {};
  287. int i;
  288. regmap = devm_regmap_init_i2c(i2c, &rtq2134_regmap_config);
  289. if (IS_ERR(regmap)) {
  290. dev_err(&i2c->dev, "Failed to allocate regmap\n");
  291. return PTR_ERR(regmap);
  292. }
  293. regulator_cfg.dev = &i2c->dev;
  294. regulator_cfg.regmap = regmap;
  295. for (i = 0; i < ARRAY_SIZE(rtq2134_regulator_descs); i++) {
  296. rdev = devm_regulator_register(&i2c->dev,
  297. &rtq2134_regulator_descs[i].desc,
  298. &regulator_cfg);
  299. if (IS_ERR(rdev)) {
  300. dev_err(&i2c->dev, "Failed to init %d regulator\n", i);
  301. return PTR_ERR(rdev);
  302. }
  303. }
  304. return 0;
  305. }
  306. static const struct of_device_id __maybe_unused rtq2134_device_tables[] = {
  307. { .compatible = "richtek,rtq2134", },
  308. {}
  309. };
  310. MODULE_DEVICE_TABLE(of, rtq2134_device_tables);
  311. static struct i2c_driver rtq2134_driver = {
  312. .driver = {
  313. .name = "rtq2134",
  314. .of_match_table = rtq2134_device_tables,
  315. },
  316. .probe_new = rtq2134_probe,
  317. };
  318. module_i2c_driver(rtq2134_driver);
  319. MODULE_AUTHOR("ChiYuan Huang <[email protected]>");
  320. MODULE_DESCRIPTION("Richtek RTQ2134 Regulator Driver");
  321. MODULE_LICENSE("GPL v2");