pinctrl-msm8226.c 21 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/module.h>
  6. #include <linux/of.h>
  7. #include <linux/platform_device.h>
  8. #include <linux/pinctrl/pinctrl.h>
  9. #include "pinctrl-msm.h"
  10. static const struct pinctrl_pin_desc msm8226_pins[] = {
  11. PINCTRL_PIN(0, "GPIO_0"),
  12. PINCTRL_PIN(1, "GPIO_1"),
  13. PINCTRL_PIN(2, "GPIO_2"),
  14. PINCTRL_PIN(3, "GPIO_3"),
  15. PINCTRL_PIN(4, "GPIO_4"),
  16. PINCTRL_PIN(5, "GPIO_5"),
  17. PINCTRL_PIN(6, "GPIO_6"),
  18. PINCTRL_PIN(7, "GPIO_7"),
  19. PINCTRL_PIN(8, "GPIO_8"),
  20. PINCTRL_PIN(9, "GPIO_9"),
  21. PINCTRL_PIN(10, "GPIO_10"),
  22. PINCTRL_PIN(11, "GPIO_11"),
  23. PINCTRL_PIN(12, "GPIO_12"),
  24. PINCTRL_PIN(13, "GPIO_13"),
  25. PINCTRL_PIN(14, "GPIO_14"),
  26. PINCTRL_PIN(15, "GPIO_15"),
  27. PINCTRL_PIN(16, "GPIO_16"),
  28. PINCTRL_PIN(17, "GPIO_17"),
  29. PINCTRL_PIN(18, "GPIO_18"),
  30. PINCTRL_PIN(19, "GPIO_19"),
  31. PINCTRL_PIN(20, "GPIO_20"),
  32. PINCTRL_PIN(21, "GPIO_21"),
  33. PINCTRL_PIN(22, "GPIO_22"),
  34. PINCTRL_PIN(23, "GPIO_23"),
  35. PINCTRL_PIN(24, "GPIO_24"),
  36. PINCTRL_PIN(25, "GPIO_25"),
  37. PINCTRL_PIN(26, "GPIO_26"),
  38. PINCTRL_PIN(27, "GPIO_27"),
  39. PINCTRL_PIN(28, "GPIO_28"),
  40. PINCTRL_PIN(29, "GPIO_29"),
  41. PINCTRL_PIN(30, "GPIO_30"),
  42. PINCTRL_PIN(31, "GPIO_31"),
  43. PINCTRL_PIN(32, "GPIO_32"),
  44. PINCTRL_PIN(33, "GPIO_33"),
  45. PINCTRL_PIN(34, "GPIO_34"),
  46. PINCTRL_PIN(35, "GPIO_35"),
  47. PINCTRL_PIN(36, "GPIO_36"),
  48. PINCTRL_PIN(37, "GPIO_37"),
  49. PINCTRL_PIN(38, "GPIO_38"),
  50. PINCTRL_PIN(39, "GPIO_39"),
  51. PINCTRL_PIN(40, "GPIO_40"),
  52. PINCTRL_PIN(41, "GPIO_41"),
  53. PINCTRL_PIN(42, "GPIO_42"),
  54. PINCTRL_PIN(43, "GPIO_43"),
  55. PINCTRL_PIN(44, "GPIO_44"),
  56. PINCTRL_PIN(45, "GPIO_45"),
  57. PINCTRL_PIN(46, "GPIO_46"),
  58. PINCTRL_PIN(47, "GPIO_47"),
  59. PINCTRL_PIN(48, "GPIO_48"),
  60. PINCTRL_PIN(49, "GPIO_49"),
  61. PINCTRL_PIN(50, "GPIO_50"),
  62. PINCTRL_PIN(51, "GPIO_51"),
  63. PINCTRL_PIN(52, "GPIO_52"),
  64. PINCTRL_PIN(53, "GPIO_53"),
  65. PINCTRL_PIN(54, "GPIO_54"),
  66. PINCTRL_PIN(55, "GPIO_55"),
  67. PINCTRL_PIN(56, "GPIO_56"),
  68. PINCTRL_PIN(57, "GPIO_57"),
  69. PINCTRL_PIN(58, "GPIO_58"),
  70. PINCTRL_PIN(59, "GPIO_59"),
  71. PINCTRL_PIN(60, "GPIO_60"),
  72. PINCTRL_PIN(61, "GPIO_61"),
  73. PINCTRL_PIN(62, "GPIO_62"),
  74. PINCTRL_PIN(63, "GPIO_63"),
  75. PINCTRL_PIN(64, "GPIO_64"),
  76. PINCTRL_PIN(65, "GPIO_65"),
  77. PINCTRL_PIN(66, "GPIO_66"),
  78. PINCTRL_PIN(67, "GPIO_67"),
  79. PINCTRL_PIN(68, "GPIO_68"),
  80. PINCTRL_PIN(69, "GPIO_69"),
  81. PINCTRL_PIN(70, "GPIO_70"),
  82. PINCTRL_PIN(71, "GPIO_71"),
  83. PINCTRL_PIN(72, "GPIO_72"),
  84. PINCTRL_PIN(73, "GPIO_73"),
  85. PINCTRL_PIN(74, "GPIO_74"),
  86. PINCTRL_PIN(75, "GPIO_75"),
  87. PINCTRL_PIN(76, "GPIO_76"),
  88. PINCTRL_PIN(77, "GPIO_77"),
  89. PINCTRL_PIN(78, "GPIO_78"),
  90. PINCTRL_PIN(79, "GPIO_79"),
  91. PINCTRL_PIN(80, "GPIO_80"),
  92. PINCTRL_PIN(81, "GPIO_81"),
  93. PINCTRL_PIN(82, "GPIO_82"),
  94. PINCTRL_PIN(83, "GPIO_83"),
  95. PINCTRL_PIN(84, "GPIO_84"),
  96. PINCTRL_PIN(85, "GPIO_85"),
  97. PINCTRL_PIN(86, "GPIO_86"),
  98. PINCTRL_PIN(87, "GPIO_87"),
  99. PINCTRL_PIN(88, "GPIO_88"),
  100. PINCTRL_PIN(89, "GPIO_89"),
  101. PINCTRL_PIN(90, "GPIO_90"),
  102. PINCTRL_PIN(91, "GPIO_91"),
  103. PINCTRL_PIN(92, "GPIO_92"),
  104. PINCTRL_PIN(93, "GPIO_93"),
  105. PINCTRL_PIN(94, "GPIO_94"),
  106. PINCTRL_PIN(95, "GPIO_95"),
  107. PINCTRL_PIN(96, "GPIO_96"),
  108. PINCTRL_PIN(97, "GPIO_97"),
  109. PINCTRL_PIN(98, "GPIO_98"),
  110. PINCTRL_PIN(99, "GPIO_99"),
  111. PINCTRL_PIN(100, "GPIO_100"),
  112. PINCTRL_PIN(101, "GPIO_101"),
  113. PINCTRL_PIN(102, "GPIO_102"),
  114. PINCTRL_PIN(103, "GPIO_103"),
  115. PINCTRL_PIN(104, "GPIO_104"),
  116. PINCTRL_PIN(105, "GPIO_105"),
  117. PINCTRL_PIN(106, "GPIO_106"),
  118. PINCTRL_PIN(107, "GPIO_107"),
  119. PINCTRL_PIN(108, "GPIO_108"),
  120. PINCTRL_PIN(109, "GPIO_109"),
  121. PINCTRL_PIN(110, "GPIO_110"),
  122. PINCTRL_PIN(111, "GPIO_111"),
  123. PINCTRL_PIN(112, "GPIO_112"),
  124. PINCTRL_PIN(113, "GPIO_113"),
  125. PINCTRL_PIN(114, "GPIO_114"),
  126. PINCTRL_PIN(115, "GPIO_115"),
  127. PINCTRL_PIN(116, "GPIO_116"),
  128. PINCTRL_PIN(117, "SDC1_CLK"),
  129. PINCTRL_PIN(118, "SDC1_CMD"),
  130. PINCTRL_PIN(119, "SDC1_DATA"),
  131. PINCTRL_PIN(120, "SDC2_CLK"),
  132. PINCTRL_PIN(121, "SDC2_CMD"),
  133. PINCTRL_PIN(122, "SDC2_DATA"),
  134. };
  135. #define DECLARE_MSM_GPIO_PINS(pin) static const unsigned int gpio##pin##_pins[] = { pin }
  136. DECLARE_MSM_GPIO_PINS(0);
  137. DECLARE_MSM_GPIO_PINS(1);
  138. DECLARE_MSM_GPIO_PINS(2);
  139. DECLARE_MSM_GPIO_PINS(3);
  140. DECLARE_MSM_GPIO_PINS(4);
  141. DECLARE_MSM_GPIO_PINS(5);
  142. DECLARE_MSM_GPIO_PINS(6);
  143. DECLARE_MSM_GPIO_PINS(7);
  144. DECLARE_MSM_GPIO_PINS(8);
  145. DECLARE_MSM_GPIO_PINS(9);
  146. DECLARE_MSM_GPIO_PINS(10);
  147. DECLARE_MSM_GPIO_PINS(11);
  148. DECLARE_MSM_GPIO_PINS(12);
  149. DECLARE_MSM_GPIO_PINS(13);
  150. DECLARE_MSM_GPIO_PINS(14);
  151. DECLARE_MSM_GPIO_PINS(15);
  152. DECLARE_MSM_GPIO_PINS(16);
  153. DECLARE_MSM_GPIO_PINS(17);
  154. DECLARE_MSM_GPIO_PINS(18);
  155. DECLARE_MSM_GPIO_PINS(19);
  156. DECLARE_MSM_GPIO_PINS(20);
  157. DECLARE_MSM_GPIO_PINS(21);
  158. DECLARE_MSM_GPIO_PINS(22);
  159. DECLARE_MSM_GPIO_PINS(23);
  160. DECLARE_MSM_GPIO_PINS(24);
  161. DECLARE_MSM_GPIO_PINS(25);
  162. DECLARE_MSM_GPIO_PINS(26);
  163. DECLARE_MSM_GPIO_PINS(27);
  164. DECLARE_MSM_GPIO_PINS(28);
  165. DECLARE_MSM_GPIO_PINS(29);
  166. DECLARE_MSM_GPIO_PINS(30);
  167. DECLARE_MSM_GPIO_PINS(31);
  168. DECLARE_MSM_GPIO_PINS(32);
  169. DECLARE_MSM_GPIO_PINS(33);
  170. DECLARE_MSM_GPIO_PINS(34);
  171. DECLARE_MSM_GPIO_PINS(35);
  172. DECLARE_MSM_GPIO_PINS(36);
  173. DECLARE_MSM_GPIO_PINS(37);
  174. DECLARE_MSM_GPIO_PINS(38);
  175. DECLARE_MSM_GPIO_PINS(39);
  176. DECLARE_MSM_GPIO_PINS(40);
  177. DECLARE_MSM_GPIO_PINS(41);
  178. DECLARE_MSM_GPIO_PINS(42);
  179. DECLARE_MSM_GPIO_PINS(43);
  180. DECLARE_MSM_GPIO_PINS(44);
  181. DECLARE_MSM_GPIO_PINS(45);
  182. DECLARE_MSM_GPIO_PINS(46);
  183. DECLARE_MSM_GPIO_PINS(47);
  184. DECLARE_MSM_GPIO_PINS(48);
  185. DECLARE_MSM_GPIO_PINS(49);
  186. DECLARE_MSM_GPIO_PINS(50);
  187. DECLARE_MSM_GPIO_PINS(51);
  188. DECLARE_MSM_GPIO_PINS(52);
  189. DECLARE_MSM_GPIO_PINS(53);
  190. DECLARE_MSM_GPIO_PINS(54);
  191. DECLARE_MSM_GPIO_PINS(55);
  192. DECLARE_MSM_GPIO_PINS(56);
  193. DECLARE_MSM_GPIO_PINS(57);
  194. DECLARE_MSM_GPIO_PINS(58);
  195. DECLARE_MSM_GPIO_PINS(59);
  196. DECLARE_MSM_GPIO_PINS(60);
  197. DECLARE_MSM_GPIO_PINS(61);
  198. DECLARE_MSM_GPIO_PINS(62);
  199. DECLARE_MSM_GPIO_PINS(63);
  200. DECLARE_MSM_GPIO_PINS(64);
  201. DECLARE_MSM_GPIO_PINS(65);
  202. DECLARE_MSM_GPIO_PINS(66);
  203. DECLARE_MSM_GPIO_PINS(67);
  204. DECLARE_MSM_GPIO_PINS(68);
  205. DECLARE_MSM_GPIO_PINS(69);
  206. DECLARE_MSM_GPIO_PINS(70);
  207. DECLARE_MSM_GPIO_PINS(71);
  208. DECLARE_MSM_GPIO_PINS(72);
  209. DECLARE_MSM_GPIO_PINS(73);
  210. DECLARE_MSM_GPIO_PINS(74);
  211. DECLARE_MSM_GPIO_PINS(75);
  212. DECLARE_MSM_GPIO_PINS(76);
  213. DECLARE_MSM_GPIO_PINS(77);
  214. DECLARE_MSM_GPIO_PINS(78);
  215. DECLARE_MSM_GPIO_PINS(79);
  216. DECLARE_MSM_GPIO_PINS(80);
  217. DECLARE_MSM_GPIO_PINS(81);
  218. DECLARE_MSM_GPIO_PINS(82);
  219. DECLARE_MSM_GPIO_PINS(83);
  220. DECLARE_MSM_GPIO_PINS(84);
  221. DECLARE_MSM_GPIO_PINS(85);
  222. DECLARE_MSM_GPIO_PINS(86);
  223. DECLARE_MSM_GPIO_PINS(87);
  224. DECLARE_MSM_GPIO_PINS(88);
  225. DECLARE_MSM_GPIO_PINS(89);
  226. DECLARE_MSM_GPIO_PINS(90);
  227. DECLARE_MSM_GPIO_PINS(91);
  228. DECLARE_MSM_GPIO_PINS(92);
  229. DECLARE_MSM_GPIO_PINS(93);
  230. DECLARE_MSM_GPIO_PINS(94);
  231. DECLARE_MSM_GPIO_PINS(95);
  232. DECLARE_MSM_GPIO_PINS(96);
  233. DECLARE_MSM_GPIO_PINS(97);
  234. DECLARE_MSM_GPIO_PINS(98);
  235. DECLARE_MSM_GPIO_PINS(99);
  236. DECLARE_MSM_GPIO_PINS(100);
  237. DECLARE_MSM_GPIO_PINS(101);
  238. DECLARE_MSM_GPIO_PINS(102);
  239. DECLARE_MSM_GPIO_PINS(103);
  240. DECLARE_MSM_GPIO_PINS(104);
  241. DECLARE_MSM_GPIO_PINS(105);
  242. DECLARE_MSM_GPIO_PINS(106);
  243. DECLARE_MSM_GPIO_PINS(107);
  244. DECLARE_MSM_GPIO_PINS(108);
  245. DECLARE_MSM_GPIO_PINS(109);
  246. DECLARE_MSM_GPIO_PINS(110);
  247. DECLARE_MSM_GPIO_PINS(111);
  248. DECLARE_MSM_GPIO_PINS(112);
  249. DECLARE_MSM_GPIO_PINS(113);
  250. DECLARE_MSM_GPIO_PINS(114);
  251. DECLARE_MSM_GPIO_PINS(115);
  252. DECLARE_MSM_GPIO_PINS(116);
  253. static const unsigned int sdc1_clk_pins[] = { 117 };
  254. static const unsigned int sdc1_cmd_pins[] = { 118 };
  255. static const unsigned int sdc1_data_pins[] = { 119 };
  256. static const unsigned int sdc2_clk_pins[] = { 120 };
  257. static const unsigned int sdc2_cmd_pins[] = { 121 };
  258. static const unsigned int sdc2_data_pins[] = { 122 };
  259. #define FUNCTION(fname) \
  260. [MSM_MUX_##fname] = { \
  261. .name = #fname, \
  262. .groups = fname##_groups, \
  263. .ngroups = ARRAY_SIZE(fname##_groups), \
  264. }
  265. #define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7) \
  266. { \
  267. .name = "gpio" #id, \
  268. .pins = gpio##id##_pins, \
  269. .npins = ARRAY_SIZE(gpio##id##_pins), \
  270. .funcs = (int[]){ \
  271. MSM_MUX_gpio, \
  272. MSM_MUX_##f1, \
  273. MSM_MUX_##f2, \
  274. MSM_MUX_##f3, \
  275. MSM_MUX_##f4, \
  276. MSM_MUX_##f5, \
  277. MSM_MUX_##f6, \
  278. MSM_MUX_##f7 \
  279. }, \
  280. .nfuncs = 8, \
  281. .ctl_reg = 0x1000 + 0x10 * id, \
  282. .io_reg = 0x1004 + 0x10 * id, \
  283. .intr_cfg_reg = 0x1008 + 0x10 * id, \
  284. .intr_status_reg = 0x100c + 0x10 * id, \
  285. .intr_target_reg = 0x1008 + 0x10 * id, \
  286. .mux_bit = 2, \
  287. .pull_bit = 0, \
  288. .drv_bit = 6, \
  289. .oe_bit = 9, \
  290. .in_bit = 0, \
  291. .out_bit = 1, \
  292. .intr_enable_bit = 0, \
  293. .intr_status_bit = 0, \
  294. .intr_target_bit = 5, \
  295. .intr_target_kpss_val = 4, \
  296. .intr_raw_status_bit = 4, \
  297. .intr_polarity_bit = 1, \
  298. .intr_detection_bit = 2, \
  299. .intr_detection_width = 2, \
  300. }
  301. #define SDC_PINGROUP(pg_name, ctl, pull, drv) \
  302. { \
  303. .name = #pg_name, \
  304. .pins = pg_name##_pins, \
  305. .npins = ARRAY_SIZE(pg_name##_pins), \
  306. .ctl_reg = ctl, \
  307. .io_reg = 0, \
  308. .intr_cfg_reg = 0, \
  309. .intr_status_reg = 0, \
  310. .intr_target_reg = 0, \
  311. .mux_bit = -1, \
  312. .pull_bit = pull, \
  313. .drv_bit = drv, \
  314. .oe_bit = -1, \
  315. .in_bit = -1, \
  316. .out_bit = -1, \
  317. .intr_enable_bit = -1, \
  318. .intr_status_bit = -1, \
  319. .intr_target_bit = -1, \
  320. .intr_target_kpss_val = -1, \
  321. .intr_raw_status_bit = -1, \
  322. .intr_polarity_bit = -1, \
  323. .intr_detection_bit = -1, \
  324. .intr_detection_width = -1, \
  325. }
  326. /*
  327. * TODO: Add the rest of the possible functions and fill out
  328. * the pingroup table below.
  329. */
  330. enum msm8226_functions {
  331. MSM_MUX_audio_pcm,
  332. MSM_MUX_blsp_i2c1,
  333. MSM_MUX_blsp_i2c2,
  334. MSM_MUX_blsp_i2c3,
  335. MSM_MUX_blsp_i2c4,
  336. MSM_MUX_blsp_i2c5,
  337. MSM_MUX_blsp_spi1,
  338. MSM_MUX_blsp_spi2,
  339. MSM_MUX_blsp_spi3,
  340. MSM_MUX_blsp_spi4,
  341. MSM_MUX_blsp_spi5,
  342. MSM_MUX_blsp_uart1,
  343. MSM_MUX_blsp_uart2,
  344. MSM_MUX_blsp_uart3,
  345. MSM_MUX_blsp_uart4,
  346. MSM_MUX_blsp_uart5,
  347. MSM_MUX_blsp_uim1,
  348. MSM_MUX_blsp_uim2,
  349. MSM_MUX_blsp_uim3,
  350. MSM_MUX_blsp_uim4,
  351. MSM_MUX_blsp_uim5,
  352. MSM_MUX_cam_mclk0,
  353. MSM_MUX_cam_mclk1,
  354. MSM_MUX_cci_i2c0,
  355. MSM_MUX_gpio,
  356. MSM_MUX_sdc3,
  357. MSM_MUX_wlan,
  358. MSM_MUX_NA,
  359. };
  360. static const char * const gpio_groups[] = {
  361. "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7",
  362. "gpio8", "gpio9", "gpio10", "gpio11", "gpio12", "gpio13", "gpio14",
  363. "gpio15", "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21",
  364. "gpio22", "gpio23", "gpio24", "gpio25", "gpio26", "gpio27", "gpio28",
  365. "gpio29", "gpio30", "gpio31", "gpio32", "gpio33", "gpio34", "gpio35",
  366. "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42",
  367. "gpio43", "gpio44", "gpio45", "gpio46", "gpio47", "gpio48", "gpio49",
  368. "gpio50", "gpio51", "gpio52", "gpio53", "gpio54", "gpio55", "gpio56",
  369. "gpio57", "gpio58", "gpio59", "gpio60", "gpio61", "gpio62", "gpio63",
  370. "gpio64", "gpio65", "gpio66", "gpio67", "gpio68", "gpio69", "gpio70",
  371. "gpio71", "gpio72", "gpio73", "gpio74", "gpio75", "gpio76", "gpio77",
  372. "gpio78", "gpio79", "gpio80", "gpio81", "gpio82", "gpio83", "gpio84",
  373. "gpio85", "gpio86", "gpio87", "gpio88", "gpio89", "gpio90", "gpio91",
  374. "gpio92", "gpio93", "gpio94", "gpio95", "gpio96", "gpio97", "gpio98",
  375. "gpio99", "gpio100", "gpio101", "gpio102", "gpio103", "gpio104",
  376. "gpio105", "gpio106", "gpio107", "gpio108", "gpio109", "gpio110",
  377. "gpio111", "gpio112", "gpio113", "gpio114", "gpio115", "gpio116",
  378. };
  379. static const char * const audio_pcm_groups[] = {
  380. "gpio63", "gpio64", "gpio65", "gpio66"
  381. };
  382. static const char * const blsp_uart1_groups[] = {
  383. "gpio0", "gpio1", "gpio2", "gpio3"
  384. };
  385. static const char * const blsp_uim1_groups[] = { "gpio0", "gpio1" };
  386. static const char * const blsp_i2c1_groups[] = { "gpio2", "gpio3" };
  387. static const char * const blsp_spi1_groups[] = {
  388. "gpio0", "gpio1", "gpio2", "gpio3"
  389. };
  390. static const char * const blsp_uart2_groups[] = {
  391. "gpio4", "gpio5", "gpio6", "gpio7"
  392. };
  393. static const char * const blsp_uim2_groups[] = { "gpio4", "gpio5" };
  394. static const char * const blsp_i2c2_groups[] = { "gpio6", "gpio7" };
  395. static const char * const blsp_spi2_groups[] = {
  396. "gpio4", "gpio5", "gpio6", "gpio7"
  397. };
  398. static const char * const blsp_uart3_groups[] = {
  399. "gpio8", "gpio9", "gpio10", "gpio11"
  400. };
  401. static const char * const blsp_uim3_groups[] = { "gpio8", "gpio9" };
  402. static const char * const blsp_i2c3_groups[] = { "gpio10", "gpio11" };
  403. static const char * const blsp_spi3_groups[] = {
  404. "gpio8", "gpio9", "gpio10", "gpio11"
  405. };
  406. static const char * const blsp_uart4_groups[] = {
  407. "gpio12", "gpio13", "gpio14", "gpio15"
  408. };
  409. static const char * const blsp_uim4_groups[] = { "gpio12", "gpio13" };
  410. static const char * const blsp_i2c4_groups[] = { "gpio14", "gpio15" };
  411. static const char * const blsp_spi4_groups[] = {
  412. "gpio12", "gpio13", "gpio14", "gpio15"
  413. };
  414. static const char * const blsp_uart5_groups[] = {
  415. "gpio16", "gpio17", "gpio18", "gpio19"
  416. };
  417. static const char * const blsp_uim5_groups[] = { "gpio16", "gpio17" };
  418. static const char * const blsp_i2c5_groups[] = { "gpio18", "gpio19" };
  419. static const char * const blsp_spi5_groups[] = {
  420. "gpio16", "gpio17", "gpio18", "gpio19"
  421. };
  422. static const char * const cci_i2c0_groups[] = { "gpio29", "gpio30" };
  423. static const char * const cam_mclk0_groups[] = { "gpio26" };
  424. static const char * const cam_mclk1_groups[] = { "gpio27" };
  425. static const char * const sdc3_groups[] = {
  426. "gpio39", "gpio40", "gpio41", "gpio42", "gpio43", "gpio44"
  427. };
  428. static const char * const wlan_groups[] = {
  429. "gpio40", "gpio41", "gpio42", "gpio43", "gpio44"
  430. };
  431. static const struct msm_function msm8226_functions[] = {
  432. FUNCTION(audio_pcm),
  433. FUNCTION(blsp_i2c1),
  434. FUNCTION(blsp_i2c2),
  435. FUNCTION(blsp_i2c3),
  436. FUNCTION(blsp_i2c4),
  437. FUNCTION(blsp_i2c5),
  438. FUNCTION(blsp_spi1),
  439. FUNCTION(blsp_spi2),
  440. FUNCTION(blsp_spi3),
  441. FUNCTION(blsp_spi4),
  442. FUNCTION(blsp_spi5),
  443. FUNCTION(blsp_uart1),
  444. FUNCTION(blsp_uart2),
  445. FUNCTION(blsp_uart3),
  446. FUNCTION(blsp_uart4),
  447. FUNCTION(blsp_uart5),
  448. FUNCTION(blsp_uim1),
  449. FUNCTION(blsp_uim2),
  450. FUNCTION(blsp_uim3),
  451. FUNCTION(blsp_uim4),
  452. FUNCTION(blsp_uim5),
  453. FUNCTION(cam_mclk0),
  454. FUNCTION(cam_mclk1),
  455. FUNCTION(cci_i2c0),
  456. FUNCTION(gpio),
  457. FUNCTION(sdc3),
  458. FUNCTION(wlan),
  459. };
  460. static const struct msm_pingroup msm8226_groups[] = {
  461. PINGROUP(0, blsp_spi1, blsp_uart1, blsp_uim1, NA, NA, NA, NA),
  462. PINGROUP(1, blsp_spi1, blsp_uart1, blsp_uim1, NA, NA, NA, NA),
  463. PINGROUP(2, blsp_spi1, blsp_uart1, blsp_i2c1, NA, NA, NA, NA),
  464. PINGROUP(3, blsp_spi1, blsp_uart1, blsp_i2c1, NA, NA, NA, NA),
  465. PINGROUP(4, blsp_spi2, blsp_uart2, blsp_uim2, NA, NA, NA, NA),
  466. PINGROUP(5, blsp_spi2, blsp_uart2, blsp_uim2, NA, NA, NA, NA),
  467. PINGROUP(6, blsp_spi2, blsp_uart2, blsp_i2c2, NA, NA, NA, NA),
  468. PINGROUP(7, blsp_spi2, blsp_uart2, blsp_i2c2, NA, NA, NA, NA),
  469. PINGROUP(8, blsp_spi3, blsp_uart3, blsp_uim3, NA, NA, NA, NA),
  470. PINGROUP(9, blsp_spi3, blsp_uart3, blsp_uim3, NA, NA, NA, NA),
  471. PINGROUP(10, blsp_spi3, blsp_uart3, blsp_i2c3, NA, NA, NA, NA),
  472. PINGROUP(11, blsp_spi3, blsp_uart3, blsp_i2c3, NA, NA, NA, NA),
  473. PINGROUP(12, blsp_spi4, blsp_uart4, blsp_uim4, NA, NA, NA, NA),
  474. PINGROUP(13, blsp_spi4, blsp_uart4, blsp_uim4, NA, NA, NA, NA),
  475. PINGROUP(14, blsp_spi4, blsp_uart4, blsp_i2c4, NA, NA, NA, NA),
  476. PINGROUP(15, blsp_spi4, blsp_uart4, blsp_i2c4, NA, NA, NA, NA),
  477. PINGROUP(16, blsp_spi5, blsp_uart5, blsp_uim5, NA, NA, NA, NA),
  478. PINGROUP(17, blsp_spi5, blsp_uart5, blsp_uim5, NA, NA, NA, NA),
  479. PINGROUP(18, blsp_spi5, blsp_uart5, blsp_i2c5, NA, NA, NA, NA),
  480. PINGROUP(19, blsp_spi5, blsp_uart5, blsp_i2c5, NA, NA, NA, NA),
  481. PINGROUP(20, NA, NA, NA, NA, NA, NA, NA),
  482. PINGROUP(21, NA, NA, NA, NA, NA, NA, NA),
  483. PINGROUP(22, NA, NA, NA, NA, NA, NA, NA),
  484. PINGROUP(23, NA, NA, NA, NA, NA, NA, NA),
  485. PINGROUP(24, NA, NA, NA, NA, NA, NA, NA),
  486. PINGROUP(25, NA, NA, NA, NA, NA, NA, NA),
  487. PINGROUP(26, cam_mclk0, NA, NA, NA, NA, NA, NA),
  488. PINGROUP(27, cam_mclk1, NA, NA, NA, NA, NA, NA),
  489. PINGROUP(28, NA, NA, NA, NA, NA, NA, NA),
  490. PINGROUP(29, cci_i2c0, NA, NA, NA, NA, NA, NA),
  491. PINGROUP(30, cci_i2c0, NA, NA, NA, NA, NA, NA),
  492. PINGROUP(31, NA, NA, NA, NA, NA, NA, NA),
  493. PINGROUP(32, NA, NA, NA, NA, NA, NA, NA),
  494. PINGROUP(33, NA, NA, NA, NA, NA, NA, NA),
  495. PINGROUP(34, NA, NA, NA, NA, NA, NA, NA),
  496. PINGROUP(35, NA, NA, NA, NA, NA, NA, NA),
  497. PINGROUP(36, NA, NA, NA, NA, NA, NA, NA),
  498. PINGROUP(37, NA, NA, NA, NA, NA, NA, NA),
  499. PINGROUP(38, NA, NA, NA, NA, NA, NA, NA),
  500. PINGROUP(39, NA, sdc3, NA, NA, NA, NA, NA),
  501. PINGROUP(40, wlan, sdc3, NA, NA, NA, NA, NA),
  502. PINGROUP(41, wlan, sdc3, NA, NA, NA, NA, NA),
  503. PINGROUP(42, wlan, sdc3, NA, NA, NA, NA, NA),
  504. PINGROUP(43, wlan, sdc3, NA, NA, NA, NA, NA),
  505. PINGROUP(44, wlan, sdc3, NA, NA, NA, NA, NA),
  506. PINGROUP(45, NA, NA, NA, NA, NA, NA, NA),
  507. PINGROUP(46, NA, NA, NA, NA, NA, NA, NA),
  508. PINGROUP(47, NA, NA, NA, NA, NA, NA, NA),
  509. PINGROUP(48, NA, NA, NA, NA, NA, NA, NA),
  510. PINGROUP(49, NA, NA, NA, NA, NA, NA, NA),
  511. PINGROUP(50, NA, NA, NA, NA, NA, NA, NA),
  512. PINGROUP(51, NA, NA, NA, NA, NA, NA, NA),
  513. PINGROUP(52, NA, NA, NA, NA, NA, NA, NA),
  514. PINGROUP(53, NA, NA, NA, NA, NA, NA, NA),
  515. PINGROUP(54, NA, NA, NA, NA, NA, NA, NA),
  516. PINGROUP(55, NA, NA, NA, NA, NA, NA, NA),
  517. PINGROUP(56, NA, NA, NA, NA, NA, NA, NA),
  518. PINGROUP(57, NA, NA, NA, NA, NA, NA, NA),
  519. PINGROUP(58, NA, NA, NA, NA, NA, NA, NA),
  520. PINGROUP(59, NA, NA, NA, NA, NA, NA, NA),
  521. PINGROUP(60, NA, NA, NA, NA, NA, NA, NA),
  522. PINGROUP(61, NA, NA, NA, NA, NA, NA, NA),
  523. PINGROUP(62, NA, NA, NA, NA, NA, NA, NA),
  524. PINGROUP(63, audio_pcm, NA, NA, NA, NA, NA, NA),
  525. PINGROUP(64, audio_pcm, NA, NA, NA, NA, NA, NA),
  526. PINGROUP(65, audio_pcm, NA, NA, NA, NA, NA, NA),
  527. PINGROUP(66, audio_pcm, NA, NA, NA, NA, NA, NA),
  528. PINGROUP(67, NA, NA, NA, NA, NA, NA, NA),
  529. PINGROUP(68, NA, NA, NA, NA, NA, NA, NA),
  530. PINGROUP(69, NA, NA, NA, NA, NA, NA, NA),
  531. PINGROUP(70, NA, NA, NA, NA, NA, NA, NA),
  532. PINGROUP(71, NA, NA, NA, NA, NA, NA, NA),
  533. PINGROUP(72, NA, NA, NA, NA, NA, NA, NA),
  534. PINGROUP(73, NA, NA, NA, NA, NA, NA, NA),
  535. PINGROUP(74, NA, NA, NA, NA, NA, NA, NA),
  536. PINGROUP(75, NA, NA, NA, NA, NA, NA, NA),
  537. PINGROUP(76, NA, NA, NA, NA, NA, NA, NA),
  538. PINGROUP(77, NA, NA, NA, NA, NA, NA, NA),
  539. PINGROUP(78, NA, NA, NA, NA, NA, NA, NA),
  540. PINGROUP(79, NA, NA, NA, NA, NA, NA, NA),
  541. PINGROUP(80, NA, NA, NA, NA, NA, NA, NA),
  542. PINGROUP(81, NA, NA, NA, NA, NA, NA, NA),
  543. PINGROUP(82, NA, NA, NA, NA, NA, NA, NA),
  544. PINGROUP(83, NA, NA, NA, NA, NA, NA, NA),
  545. PINGROUP(84, NA, NA, NA, NA, NA, NA, NA),
  546. PINGROUP(85, NA, NA, NA, NA, NA, NA, NA),
  547. PINGROUP(86, NA, NA, NA, NA, NA, NA, NA),
  548. PINGROUP(87, NA, NA, NA, NA, NA, NA, NA),
  549. PINGROUP(88, NA, NA, NA, NA, NA, NA, NA),
  550. PINGROUP(89, NA, NA, NA, NA, NA, NA, NA),
  551. PINGROUP(90, NA, NA, NA, NA, NA, NA, NA),
  552. PINGROUP(91, NA, NA, NA, NA, NA, NA, NA),
  553. PINGROUP(92, NA, NA, NA, NA, NA, NA, NA),
  554. PINGROUP(93, NA, NA, NA, NA, NA, NA, NA),
  555. PINGROUP(94, NA, NA, NA, NA, NA, NA, NA),
  556. PINGROUP(95, NA, NA, NA, NA, NA, NA, NA),
  557. PINGROUP(96, NA, NA, NA, NA, NA, NA, NA),
  558. PINGROUP(97, NA, NA, NA, NA, NA, NA, NA),
  559. PINGROUP(98, NA, NA, NA, NA, NA, NA, NA),
  560. PINGROUP(99, NA, NA, NA, NA, NA, NA, NA),
  561. PINGROUP(100, NA, NA, NA, NA, NA, NA, NA),
  562. PINGROUP(101, NA, NA, NA, NA, NA, NA, NA),
  563. PINGROUP(102, NA, NA, NA, NA, NA, NA, NA),
  564. PINGROUP(103, NA, NA, NA, NA, NA, NA, NA),
  565. PINGROUP(104, NA, NA, NA, NA, NA, NA, NA),
  566. PINGROUP(105, NA, NA, NA, NA, NA, NA, NA),
  567. PINGROUP(106, NA, NA, NA, NA, NA, NA, NA),
  568. PINGROUP(107, NA, NA, NA, NA, NA, NA, NA),
  569. PINGROUP(108, NA, NA, NA, NA, NA, NA, NA),
  570. PINGROUP(109, NA, NA, NA, NA, NA, NA, NA),
  571. PINGROUP(110, NA, NA, NA, NA, NA, NA, NA),
  572. PINGROUP(111, NA, NA, NA, NA, NA, NA, NA),
  573. PINGROUP(112, NA, NA, NA, NA, NA, NA, NA),
  574. PINGROUP(113, NA, NA, NA, NA, NA, NA, NA),
  575. PINGROUP(114, NA, NA, NA, NA, NA, NA, NA),
  576. PINGROUP(115, NA, NA, NA, NA, NA, NA, NA),
  577. PINGROUP(116, NA, NA, NA, NA, NA, NA, NA),
  578. SDC_PINGROUP(sdc1_clk, 0x2044, 13, 6),
  579. SDC_PINGROUP(sdc1_cmd, 0x2044, 11, 3),
  580. SDC_PINGROUP(sdc1_data, 0x2044, 9, 0),
  581. SDC_PINGROUP(sdc2_clk, 0x2048, 14, 6),
  582. SDC_PINGROUP(sdc2_cmd, 0x2048, 11, 3),
  583. SDC_PINGROUP(sdc2_data, 0x2048, 9, 0),
  584. };
  585. #define NUM_GPIO_PINGROUPS 117
  586. static const struct msm_pinctrl_soc_data msm8226_pinctrl = {
  587. .pins = msm8226_pins,
  588. .npins = ARRAY_SIZE(msm8226_pins),
  589. .functions = msm8226_functions,
  590. .nfunctions = ARRAY_SIZE(msm8226_functions),
  591. .groups = msm8226_groups,
  592. .ngroups = ARRAY_SIZE(msm8226_groups),
  593. .ngpios = NUM_GPIO_PINGROUPS,
  594. };
  595. static int msm8226_pinctrl_probe(struct platform_device *pdev)
  596. {
  597. return msm_pinctrl_probe(pdev, &msm8226_pinctrl);
  598. }
  599. static const struct of_device_id msm8226_pinctrl_of_match[] = {
  600. { .compatible = "qcom,msm8226-pinctrl", },
  601. { },
  602. };
  603. static struct platform_driver msm8226_pinctrl_driver = {
  604. .driver = {
  605. .name = "msm8226-pinctrl",
  606. .of_match_table = msm8226_pinctrl_of_match,
  607. },
  608. .probe = msm8226_pinctrl_probe,
  609. .remove = msm_pinctrl_remove,
  610. };
  611. static int __init msm8226_pinctrl_init(void)
  612. {
  613. return platform_driver_register(&msm8226_pinctrl_driver);
  614. }
  615. arch_initcall(msm8226_pinctrl_init);
  616. static void __exit msm8226_pinctrl_exit(void)
  617. {
  618. platform_driver_unregister(&msm8226_pinctrl_driver);
  619. }
  620. module_exit(msm8226_pinctrl_exit);
  621. MODULE_AUTHOR("Bartosz Dudziak <[email protected]>");
  622. MODULE_DESCRIPTION("Qualcomm MSM8226 pinctrl driver");
  623. MODULE_LICENSE("GPL v2");
  624. MODULE_DEVICE_TABLE(of, msm8226_pinctrl_of_match);