pinctrl-mdm9615.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2014, Sony Mobile Communications AB.
  4. * Copyright (c) 2016 BayLibre, SAS.
  5. * Author : Neil Armstrong <[email protected]>
  6. */
  7. #include <linux/module.h>
  8. #include <linux/of.h>
  9. #include <linux/platform_device.h>
  10. #include <linux/pinctrl/pinctrl.h>
  11. #include <linux/pinctrl/pinmux.h>
  12. #include "pinctrl-msm.h"
  13. static const struct pinctrl_pin_desc mdm9615_pins[] = {
  14. PINCTRL_PIN(0, "GPIO_0"),
  15. PINCTRL_PIN(1, "GPIO_1"),
  16. PINCTRL_PIN(2, "GPIO_2"),
  17. PINCTRL_PIN(3, "GPIO_3"),
  18. PINCTRL_PIN(4, "GPIO_4"),
  19. PINCTRL_PIN(5, "GPIO_5"),
  20. PINCTRL_PIN(6, "GPIO_6"),
  21. PINCTRL_PIN(7, "GPIO_7"),
  22. PINCTRL_PIN(8, "GPIO_8"),
  23. PINCTRL_PIN(9, "GPIO_9"),
  24. PINCTRL_PIN(10, "GPIO_10"),
  25. PINCTRL_PIN(11, "GPIO_11"),
  26. PINCTRL_PIN(12, "GPIO_12"),
  27. PINCTRL_PIN(13, "GPIO_13"),
  28. PINCTRL_PIN(14, "GPIO_14"),
  29. PINCTRL_PIN(15, "GPIO_15"),
  30. PINCTRL_PIN(16, "GPIO_16"),
  31. PINCTRL_PIN(17, "GPIO_17"),
  32. PINCTRL_PIN(18, "GPIO_18"),
  33. PINCTRL_PIN(19, "GPIO_19"),
  34. PINCTRL_PIN(20, "GPIO_20"),
  35. PINCTRL_PIN(21, "GPIO_21"),
  36. PINCTRL_PIN(22, "GPIO_22"),
  37. PINCTRL_PIN(23, "GPIO_23"),
  38. PINCTRL_PIN(24, "GPIO_24"),
  39. PINCTRL_PIN(25, "GPIO_25"),
  40. PINCTRL_PIN(26, "GPIO_26"),
  41. PINCTRL_PIN(27, "GPIO_27"),
  42. PINCTRL_PIN(28, "GPIO_28"),
  43. PINCTRL_PIN(29, "GPIO_29"),
  44. PINCTRL_PIN(30, "GPIO_30"),
  45. PINCTRL_PIN(31, "GPIO_31"),
  46. PINCTRL_PIN(32, "GPIO_32"),
  47. PINCTRL_PIN(33, "GPIO_33"),
  48. PINCTRL_PIN(34, "GPIO_34"),
  49. PINCTRL_PIN(35, "GPIO_35"),
  50. PINCTRL_PIN(36, "GPIO_36"),
  51. PINCTRL_PIN(37, "GPIO_37"),
  52. PINCTRL_PIN(38, "GPIO_38"),
  53. PINCTRL_PIN(39, "GPIO_39"),
  54. PINCTRL_PIN(40, "GPIO_40"),
  55. PINCTRL_PIN(41, "GPIO_41"),
  56. PINCTRL_PIN(42, "GPIO_42"),
  57. PINCTRL_PIN(43, "GPIO_43"),
  58. PINCTRL_PIN(44, "GPIO_44"),
  59. PINCTRL_PIN(45, "GPIO_45"),
  60. PINCTRL_PIN(46, "GPIO_46"),
  61. PINCTRL_PIN(47, "GPIO_47"),
  62. PINCTRL_PIN(48, "GPIO_48"),
  63. PINCTRL_PIN(49, "GPIO_49"),
  64. PINCTRL_PIN(50, "GPIO_50"),
  65. PINCTRL_PIN(51, "GPIO_51"),
  66. PINCTRL_PIN(52, "GPIO_52"),
  67. PINCTRL_PIN(53, "GPIO_53"),
  68. PINCTRL_PIN(54, "GPIO_54"),
  69. PINCTRL_PIN(55, "GPIO_55"),
  70. PINCTRL_PIN(56, "GPIO_56"),
  71. PINCTRL_PIN(57, "GPIO_57"),
  72. PINCTRL_PIN(58, "GPIO_58"),
  73. PINCTRL_PIN(59, "GPIO_59"),
  74. PINCTRL_PIN(60, "GPIO_60"),
  75. PINCTRL_PIN(61, "GPIO_61"),
  76. PINCTRL_PIN(62, "GPIO_62"),
  77. PINCTRL_PIN(63, "GPIO_63"),
  78. PINCTRL_PIN(64, "GPIO_64"),
  79. PINCTRL_PIN(65, "GPIO_65"),
  80. PINCTRL_PIN(66, "GPIO_66"),
  81. PINCTRL_PIN(67, "GPIO_67"),
  82. PINCTRL_PIN(68, "GPIO_68"),
  83. PINCTRL_PIN(69, "GPIO_69"),
  84. PINCTRL_PIN(70, "GPIO_70"),
  85. PINCTRL_PIN(71, "GPIO_71"),
  86. PINCTRL_PIN(72, "GPIO_72"),
  87. PINCTRL_PIN(73, "GPIO_73"),
  88. PINCTRL_PIN(74, "GPIO_74"),
  89. PINCTRL_PIN(75, "GPIO_75"),
  90. PINCTRL_PIN(76, "GPIO_76"),
  91. PINCTRL_PIN(77, "GPIO_77"),
  92. PINCTRL_PIN(78, "GPIO_78"),
  93. PINCTRL_PIN(79, "GPIO_79"),
  94. PINCTRL_PIN(80, "GPIO_80"),
  95. PINCTRL_PIN(81, "GPIO_81"),
  96. PINCTRL_PIN(82, "GPIO_82"),
  97. PINCTRL_PIN(83, "GPIO_83"),
  98. PINCTRL_PIN(84, "GPIO_84"),
  99. PINCTRL_PIN(85, "GPIO_85"),
  100. PINCTRL_PIN(86, "GPIO_86"),
  101. PINCTRL_PIN(87, "GPIO_87"),
  102. };
  103. #define DECLARE_MSM_GPIO_PINS(pin) \
  104. static const unsigned int gpio##pin##_pins[] = { pin }
  105. DECLARE_MSM_GPIO_PINS(0);
  106. DECLARE_MSM_GPIO_PINS(1);
  107. DECLARE_MSM_GPIO_PINS(2);
  108. DECLARE_MSM_GPIO_PINS(3);
  109. DECLARE_MSM_GPIO_PINS(4);
  110. DECLARE_MSM_GPIO_PINS(5);
  111. DECLARE_MSM_GPIO_PINS(6);
  112. DECLARE_MSM_GPIO_PINS(7);
  113. DECLARE_MSM_GPIO_PINS(8);
  114. DECLARE_MSM_GPIO_PINS(9);
  115. DECLARE_MSM_GPIO_PINS(10);
  116. DECLARE_MSM_GPIO_PINS(11);
  117. DECLARE_MSM_GPIO_PINS(12);
  118. DECLARE_MSM_GPIO_PINS(13);
  119. DECLARE_MSM_GPIO_PINS(14);
  120. DECLARE_MSM_GPIO_PINS(15);
  121. DECLARE_MSM_GPIO_PINS(16);
  122. DECLARE_MSM_GPIO_PINS(17);
  123. DECLARE_MSM_GPIO_PINS(18);
  124. DECLARE_MSM_GPIO_PINS(19);
  125. DECLARE_MSM_GPIO_PINS(20);
  126. DECLARE_MSM_GPIO_PINS(21);
  127. DECLARE_MSM_GPIO_PINS(22);
  128. DECLARE_MSM_GPIO_PINS(23);
  129. DECLARE_MSM_GPIO_PINS(24);
  130. DECLARE_MSM_GPIO_PINS(25);
  131. DECLARE_MSM_GPIO_PINS(26);
  132. DECLARE_MSM_GPIO_PINS(27);
  133. DECLARE_MSM_GPIO_PINS(28);
  134. DECLARE_MSM_GPIO_PINS(29);
  135. DECLARE_MSM_GPIO_PINS(30);
  136. DECLARE_MSM_GPIO_PINS(31);
  137. DECLARE_MSM_GPIO_PINS(32);
  138. DECLARE_MSM_GPIO_PINS(33);
  139. DECLARE_MSM_GPIO_PINS(34);
  140. DECLARE_MSM_GPIO_PINS(35);
  141. DECLARE_MSM_GPIO_PINS(36);
  142. DECLARE_MSM_GPIO_PINS(37);
  143. DECLARE_MSM_GPIO_PINS(38);
  144. DECLARE_MSM_GPIO_PINS(39);
  145. DECLARE_MSM_GPIO_PINS(40);
  146. DECLARE_MSM_GPIO_PINS(41);
  147. DECLARE_MSM_GPIO_PINS(42);
  148. DECLARE_MSM_GPIO_PINS(43);
  149. DECLARE_MSM_GPIO_PINS(44);
  150. DECLARE_MSM_GPIO_PINS(45);
  151. DECLARE_MSM_GPIO_PINS(46);
  152. DECLARE_MSM_GPIO_PINS(47);
  153. DECLARE_MSM_GPIO_PINS(48);
  154. DECLARE_MSM_GPIO_PINS(49);
  155. DECLARE_MSM_GPIO_PINS(50);
  156. DECLARE_MSM_GPIO_PINS(51);
  157. DECLARE_MSM_GPIO_PINS(52);
  158. DECLARE_MSM_GPIO_PINS(53);
  159. DECLARE_MSM_GPIO_PINS(54);
  160. DECLARE_MSM_GPIO_PINS(55);
  161. DECLARE_MSM_GPIO_PINS(56);
  162. DECLARE_MSM_GPIO_PINS(57);
  163. DECLARE_MSM_GPIO_PINS(58);
  164. DECLARE_MSM_GPIO_PINS(59);
  165. DECLARE_MSM_GPIO_PINS(60);
  166. DECLARE_MSM_GPIO_PINS(61);
  167. DECLARE_MSM_GPIO_PINS(62);
  168. DECLARE_MSM_GPIO_PINS(63);
  169. DECLARE_MSM_GPIO_PINS(64);
  170. DECLARE_MSM_GPIO_PINS(65);
  171. DECLARE_MSM_GPIO_PINS(66);
  172. DECLARE_MSM_GPIO_PINS(67);
  173. DECLARE_MSM_GPIO_PINS(68);
  174. DECLARE_MSM_GPIO_PINS(69);
  175. DECLARE_MSM_GPIO_PINS(70);
  176. DECLARE_MSM_GPIO_PINS(71);
  177. DECLARE_MSM_GPIO_PINS(72);
  178. DECLARE_MSM_GPIO_PINS(73);
  179. DECLARE_MSM_GPIO_PINS(74);
  180. DECLARE_MSM_GPIO_PINS(75);
  181. DECLARE_MSM_GPIO_PINS(76);
  182. DECLARE_MSM_GPIO_PINS(77);
  183. DECLARE_MSM_GPIO_PINS(78);
  184. DECLARE_MSM_GPIO_PINS(79);
  185. DECLARE_MSM_GPIO_PINS(80);
  186. DECLARE_MSM_GPIO_PINS(81);
  187. DECLARE_MSM_GPIO_PINS(82);
  188. DECLARE_MSM_GPIO_PINS(83);
  189. DECLARE_MSM_GPIO_PINS(84);
  190. DECLARE_MSM_GPIO_PINS(85);
  191. DECLARE_MSM_GPIO_PINS(86);
  192. DECLARE_MSM_GPIO_PINS(87);
  193. #define FUNCTION(fname) \
  194. [MSM_MUX_##fname] = { \
  195. .name = #fname, \
  196. .groups = fname##_groups, \
  197. .ngroups = ARRAY_SIZE(fname##_groups), \
  198. }
  199. #define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11) \
  200. { \
  201. .name = "gpio" #id, \
  202. .pins = gpio##id##_pins, \
  203. .npins = ARRAY_SIZE(gpio##id##_pins), \
  204. .funcs = (int[]){ \
  205. MSM_MUX_gpio, \
  206. MSM_MUX_##f1, \
  207. MSM_MUX_##f2, \
  208. MSM_MUX_##f3, \
  209. MSM_MUX_##f4, \
  210. MSM_MUX_##f5, \
  211. MSM_MUX_##f6, \
  212. MSM_MUX_##f7, \
  213. MSM_MUX_##f8, \
  214. MSM_MUX_##f9, \
  215. MSM_MUX_##f10, \
  216. MSM_MUX_##f11 \
  217. }, \
  218. .nfuncs = 12, \
  219. .ctl_reg = 0x1000 + 0x10 * id, \
  220. .io_reg = 0x1004 + 0x10 * id, \
  221. .intr_cfg_reg = 0x1008 + 0x10 * id, \
  222. .intr_status_reg = 0x100c + 0x10 * id, \
  223. .intr_target_reg = 0x400 + 0x4 * id, \
  224. .mux_bit = 2, \
  225. .pull_bit = 0, \
  226. .drv_bit = 6, \
  227. .oe_bit = 9, \
  228. .in_bit = 0, \
  229. .out_bit = 1, \
  230. .intr_enable_bit = 0, \
  231. .intr_status_bit = 0, \
  232. .intr_ack_high = 1, \
  233. .intr_target_bit = 0, \
  234. .intr_target_kpss_val = 4, \
  235. .intr_raw_status_bit = 3, \
  236. .intr_polarity_bit = 1, \
  237. .intr_detection_bit = 2, \
  238. .intr_detection_width = 1, \
  239. }
  240. enum mdm9615_functions {
  241. MSM_MUX_gpio,
  242. MSM_MUX_gsbi2_i2c,
  243. MSM_MUX_gsbi3,
  244. MSM_MUX_gsbi4,
  245. MSM_MUX_gsbi5_i2c,
  246. MSM_MUX_gsbi5_uart,
  247. MSM_MUX_sdc2,
  248. MSM_MUX_ebi2_lcdc,
  249. MSM_MUX_ps_hold,
  250. MSM_MUX_prim_audio,
  251. MSM_MUX_sec_audio,
  252. MSM_MUX_cdc_mclk,
  253. MSM_MUX_NA,
  254. };
  255. static const char * const gpio_groups[] = {
  256. "gpio0", "gpio1", "gpio2", "gpio3", "gpio4", "gpio5", "gpio6", "gpio7",
  257. "gpio8", "gpio9", "gpio10", "gpio11", "gpio12", "gpio13", "gpio14",
  258. "gpio15", "gpio16", "gpio17", "gpio18", "gpio19", "gpio20", "gpio21",
  259. "gpio22", "gpio23", "gpio24", "gpio25", "gpio26", "gpio27", "gpio28",
  260. "gpio29", "gpio30", "gpio31", "gpio32", "gpio33", "gpio34", "gpio35",
  261. "gpio36", "gpio37", "gpio38", "gpio39", "gpio40", "gpio41", "gpio42",
  262. "gpio43", "gpio44", "gpio45", "gpio46", "gpio47", "gpio48", "gpio49",
  263. "gpio50", "gpio51", "gpio52", "gpio53", "gpio54", "gpio55", "gpio56",
  264. "gpio57", "gpio58", "gpio59", "gpio60", "gpio61", "gpio62", "gpio63",
  265. "gpio64", "gpio65", "gpio66", "gpio67", "gpio68", "gpio69", "gpio70",
  266. "gpio71", "gpio72", "gpio73", "gpio74", "gpio75", "gpio76", "gpio77",
  267. "gpio78", "gpio79", "gpio80", "gpio81", "gpio82", "gpio83", "gpio84",
  268. "gpio85", "gpio86", "gpio87"
  269. };
  270. static const char * const gsbi2_i2c_groups[] = {
  271. "gpio4", "gpio5"
  272. };
  273. static const char * const gsbi3_groups[] = {
  274. "gpio8", "gpio9", "gpio10", "gpio11"
  275. };
  276. static const char * const gsbi4_groups[] = {
  277. "gpio12", "gpio13", "gpio14", "gpio15"
  278. };
  279. static const char * const gsbi5_i2c_groups[] = {
  280. "gpio16", "gpio17"
  281. };
  282. static const char * const gsbi5_uart_groups[] = {
  283. "gpio18", "gpio19"
  284. };
  285. static const char * const sdc2_groups[] = {
  286. "gpio25", "gpio26", "gpio27", "gpio28", "gpio29", "gpio30",
  287. };
  288. static const char * const ebi2_lcdc_groups[] = {
  289. "gpio21", "gpio22", "gpio24",
  290. };
  291. static const char * const ps_hold_groups[] = {
  292. "gpio83",
  293. };
  294. static const char * const prim_audio_groups[] = {
  295. "gpio20", "gpio21", "gpio22", "gpio23",
  296. };
  297. static const char * const sec_audio_groups[] = {
  298. "gpio25", "gpio26", "gpio27", "gpio28",
  299. };
  300. static const char * const cdc_mclk_groups[] = {
  301. "gpio24",
  302. };
  303. static const struct msm_function mdm9615_functions[] = {
  304. FUNCTION(gpio),
  305. FUNCTION(gsbi2_i2c),
  306. FUNCTION(gsbi3),
  307. FUNCTION(gsbi4),
  308. FUNCTION(gsbi5_i2c),
  309. FUNCTION(gsbi5_uart),
  310. FUNCTION(sdc2),
  311. FUNCTION(ebi2_lcdc),
  312. FUNCTION(ps_hold),
  313. FUNCTION(prim_audio),
  314. FUNCTION(sec_audio),
  315. FUNCTION(cdc_mclk),
  316. };
  317. static const struct msm_pingroup mdm9615_groups[] = {
  318. PINGROUP(0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  319. PINGROUP(1, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  320. PINGROUP(2, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  321. PINGROUP(3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  322. PINGROUP(4, gsbi2_i2c, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  323. PINGROUP(5, gsbi2_i2c, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  324. PINGROUP(6, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  325. PINGROUP(7, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  326. PINGROUP(8, gsbi3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  327. PINGROUP(9, gsbi3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  328. PINGROUP(10, gsbi3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  329. PINGROUP(11, gsbi3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  330. PINGROUP(12, gsbi4, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  331. PINGROUP(13, gsbi4, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  332. PINGROUP(14, gsbi4, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  333. PINGROUP(15, gsbi4, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  334. PINGROUP(16, gsbi5_i2c, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  335. PINGROUP(17, gsbi5_i2c, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  336. PINGROUP(18, gsbi5_uart, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  337. PINGROUP(19, gsbi5_uart, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  338. PINGROUP(20, prim_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  339. PINGROUP(21, prim_audio, ebi2_lcdc, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  340. PINGROUP(22, prim_audio, ebi2_lcdc, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  341. PINGROUP(23, prim_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  342. PINGROUP(24, cdc_mclk, NA, ebi2_lcdc, NA, NA, NA, NA, NA, NA, NA, NA),
  343. PINGROUP(25, sdc2, sec_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  344. PINGROUP(26, sdc2, sec_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  345. PINGROUP(27, sdc2, sec_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  346. PINGROUP(28, sdc2, sec_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  347. PINGROUP(29, sdc2, sec_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  348. PINGROUP(30, sdc2, sec_audio, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  349. PINGROUP(31, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  350. PINGROUP(32, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  351. PINGROUP(33, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  352. PINGROUP(34, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  353. PINGROUP(35, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  354. PINGROUP(36, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  355. PINGROUP(37, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  356. PINGROUP(38, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  357. PINGROUP(39, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  358. PINGROUP(40, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  359. PINGROUP(41, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  360. PINGROUP(42, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  361. PINGROUP(43, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  362. PINGROUP(44, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  363. PINGROUP(45, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  364. PINGROUP(46, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  365. PINGROUP(47, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  366. PINGROUP(48, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  367. PINGROUP(49, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  368. PINGROUP(50, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  369. PINGROUP(51, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  370. PINGROUP(52, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  371. PINGROUP(53, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  372. PINGROUP(54, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  373. PINGROUP(55, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  374. PINGROUP(56, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  375. PINGROUP(57, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  376. PINGROUP(58, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  377. PINGROUP(59, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  378. PINGROUP(60, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  379. PINGROUP(61, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  380. PINGROUP(62, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  381. PINGROUP(63, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  382. PINGROUP(64, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  383. PINGROUP(65, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  384. PINGROUP(66, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  385. PINGROUP(67, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  386. PINGROUP(68, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  387. PINGROUP(69, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  388. PINGROUP(70, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  389. PINGROUP(71, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  390. PINGROUP(72, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  391. PINGROUP(73, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  392. PINGROUP(74, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  393. PINGROUP(75, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  394. PINGROUP(76, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  395. PINGROUP(77, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  396. PINGROUP(78, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  397. PINGROUP(79, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  398. PINGROUP(80, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  399. PINGROUP(81, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  400. PINGROUP(82, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  401. PINGROUP(83, ps_hold, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  402. PINGROUP(84, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  403. PINGROUP(85, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  404. PINGROUP(86, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  405. PINGROUP(87, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),
  406. };
  407. #define NUM_GPIO_PINGROUPS 88
  408. static const struct msm_pinctrl_soc_data mdm9615_pinctrl = {
  409. .pins = mdm9615_pins,
  410. .npins = ARRAY_SIZE(mdm9615_pins),
  411. .functions = mdm9615_functions,
  412. .nfunctions = ARRAY_SIZE(mdm9615_functions),
  413. .groups = mdm9615_groups,
  414. .ngroups = ARRAY_SIZE(mdm9615_groups),
  415. .ngpios = NUM_GPIO_PINGROUPS,
  416. };
  417. static int mdm9615_pinctrl_probe(struct platform_device *pdev)
  418. {
  419. return msm_pinctrl_probe(pdev, &mdm9615_pinctrl);
  420. }
  421. static const struct of_device_id mdm9615_pinctrl_of_match[] = {
  422. { .compatible = "qcom,mdm9615-pinctrl", },
  423. { },
  424. };
  425. static struct platform_driver mdm9615_pinctrl_driver = {
  426. .driver = {
  427. .name = "mdm9615-pinctrl",
  428. .of_match_table = mdm9615_pinctrl_of_match,
  429. },
  430. .probe = mdm9615_pinctrl_probe,
  431. .remove = msm_pinctrl_remove,
  432. };
  433. static int __init mdm9615_pinctrl_init(void)
  434. {
  435. return platform_driver_register(&mdm9615_pinctrl_driver);
  436. }
  437. arch_initcall(mdm9615_pinctrl_init);
  438. static void __exit mdm9615_pinctrl_exit(void)
  439. {
  440. platform_driver_unregister(&mdm9615_pinctrl_driver);
  441. }
  442. module_exit(mdm9615_pinctrl_exit);
  443. MODULE_AUTHOR("Neil Armstrong <[email protected]>");
  444. MODULE_DESCRIPTION("Qualcomm MDM9615 pinctrl driver");
  445. MODULE_LICENSE("GPL v2");
  446. MODULE_DEVICE_TABLE(of, mdm9615_pinctrl_of_match);