pinctrl-mt8365.c 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2021 MediaTek Inc.
  4. * Author: Zhiyong Tao <[email protected]>
  5. */
  6. #include <dt-bindings/pinctrl/mt65xx.h>
  7. #include <linux/of.h>
  8. #include <linux/of_device.h>
  9. #include <linux/module.h>
  10. #include <linux/pinctrl/pinctrl.h>
  11. #include <linux/platform_device.h>
  12. #include <linux/regmap.h>
  13. #include "pinctrl-mtk-common.h"
  14. #include "pinctrl-mtk-mt8365.h"
  15. static const struct mtk_drv_group_desc mt8365_drv_grp[] = {
  16. /* 0E4E8SR 4/8/12/16 */
  17. MTK_DRV_GRP(4, 16, 1, 2, 4),
  18. /* 0E2E4SR 2/4/6/8 */
  19. MTK_DRV_GRP(2, 8, 1, 2, 2),
  20. /* E8E4E2 2/4/6/8/10/12/14/16 */
  21. MTK_DRV_GRP(2, 16, 0, 2, 2)
  22. };
  23. static const struct mtk_pin_drv_grp mt8365_pin_drv[] = {
  24. MTK_PIN_DRV_GRP(0, 0x710, 0, 2),
  25. MTK_PIN_DRV_GRP(1, 0x710, 0, 2),
  26. MTK_PIN_DRV_GRP(2, 0x710, 0, 2),
  27. MTK_PIN_DRV_GRP(3, 0x710, 0, 2),
  28. MTK_PIN_DRV_GRP(4, 0x710, 4, 2),
  29. MTK_PIN_DRV_GRP(5, 0x710, 4, 2),
  30. MTK_PIN_DRV_GRP(6, 0x710, 4, 2),
  31. MTK_PIN_DRV_GRP(7, 0x710, 4, 2),
  32. MTK_PIN_DRV_GRP(8, 0x710, 8, 2),
  33. MTK_PIN_DRV_GRP(9, 0x710, 8, 2),
  34. MTK_PIN_DRV_GRP(10, 0x710, 8, 2),
  35. MTK_PIN_DRV_GRP(11, 0x710, 8, 2),
  36. MTK_PIN_DRV_GRP(12, 0x710, 12, 2),
  37. MTK_PIN_DRV_GRP(13, 0x710, 12, 2),
  38. MTK_PIN_DRV_GRP(14, 0x710, 12, 2),
  39. MTK_PIN_DRV_GRP(15, 0x710, 12, 2),
  40. MTK_PIN_DRV_GRP(16, 0x710, 16, 2),
  41. MTK_PIN_DRV_GRP(17, 0x710, 16, 2),
  42. MTK_PIN_DRV_GRP(18, 0x710, 16, 2),
  43. MTK_PIN_DRV_GRP(19, 0x710, 20, 2),
  44. MTK_PIN_DRV_GRP(20, 0x710, 24, 2),
  45. MTK_PIN_DRV_GRP(21, 0x710, 24, 2),
  46. MTK_PIN_DRV_GRP(22, 0x710, 28, 2),
  47. MTK_PIN_DRV_GRP(23, 0x720, 0, 2),
  48. MTK_PIN_DRV_GRP(24, 0x720, 0, 2),
  49. MTK_PIN_DRV_GRP(25, 0x720, 0, 2),
  50. MTK_PIN_DRV_GRP(26, 0x720, 4, 2),
  51. MTK_PIN_DRV_GRP(27, 0x720, 4, 2),
  52. MTK_PIN_DRV_GRP(28, 0x720, 4, 2),
  53. MTK_PIN_DRV_GRP(29, 0x720, 4, 2),
  54. MTK_PIN_DRV_GRP(30, 0x720, 8, 2),
  55. MTK_PIN_DRV_GRP(31, 0x720, 8, 2),
  56. MTK_PIN_DRV_GRP(32, 0x720, 8, 2),
  57. MTK_PIN_DRV_GRP(33, 0x720, 8, 2),
  58. MTK_PIN_DRV_GRP(34, 0x720, 8, 2),
  59. MTK_PIN_DRV_GRP(35, 0x720, 12, 2),
  60. MTK_PIN_DRV_GRP(36, 0x720, 12, 2),
  61. MTK_PIN_DRV_GRP(37, 0x720, 12, 2),
  62. MTK_PIN_DRV_GRP(38, 0x720, 12, 2),
  63. MTK_PIN_DRV_GRP(39, 0x720, 12, 2),
  64. MTK_PIN_DRV_GRP(40, 0x720, 12, 2),
  65. MTK_PIN_DRV_GRP(41, 0x720, 16, 2),
  66. MTK_PIN_DRV_GRP(42, 0x720, 16, 2),
  67. MTK_PIN_DRV_GRP(43, 0x720, 16, 2),
  68. MTK_PIN_DRV_GRP(44, 0x720, 16, 2),
  69. MTK_PIN_DRV_GRP(45, 0x720, 20, 2),
  70. MTK_PIN_DRV_GRP(46, 0x720, 20, 2),
  71. MTK_PIN_DRV_GRP(47, 0x720, 20, 2),
  72. MTK_PIN_DRV_GRP(48, 0x720, 20, 2),
  73. MTK_PIN_DRV_GRP(49, 0x720, 24, 2),
  74. MTK_PIN_DRV_GRP(50, 0x720, 24, 2),
  75. MTK_PIN_DRV_GRP(51, 0x720, 24, 2),
  76. MTK_PIN_DRV_GRP(52, 0x720, 24, 2),
  77. MTK_PIN_DRV_GRP(53, 0x720, 24, 2),
  78. MTK_PIN_DRV_GRP(54, 0x720, 24, 2),
  79. MTK_PIN_DRV_GRP(55, 0x720, 24, 2),
  80. MTK_PIN_DRV_GRP(56, 0x720, 24, 2),
  81. MTK_PIN_DRV_GRP(57, 0x720, 28, 2),
  82. MTK_PIN_DRV_GRP(58, 0x720, 28, 2),
  83. MTK_PIN_DRV_GRP(59, 0x730, 0, 2),
  84. MTK_PIN_DRV_GRP(60, 0x730, 0, 2),
  85. MTK_PIN_DRV_GRP(61, 0x730, 4, 2),
  86. MTK_PIN_DRV_GRP(62, 0x730, 4, 2),
  87. MTK_PIN_DRV_GRP(63, 0x730, 8, 2),
  88. MTK_PIN_DRV_GRP(64, 0x730, 8, 2),
  89. MTK_PIN_DRV_GRP(65, 0x730, 12, 2),
  90. MTK_PIN_DRV_GRP(66, 0x730, 12, 2),
  91. MTK_PIN_DRV_GRP(67, 0x730, 12, 2),
  92. MTK_PIN_DRV_GRP(68, 0x730, 12, 2),
  93. MTK_PIN_DRV_GRP(69, 0x730, 12, 2),
  94. MTK_PIN_DRV_GRP(70, 0x730, 12, 2),
  95. MTK_PIN_DRV_GRP(71, 0x730, 16, 2),
  96. MTK_PIN_DRV_GRP(72, 0x730, 16, 2),
  97. MTK_PIN_DRV_GRP(73, 0x730, 16, 2),
  98. MTK_PIN_DRV_GRP(74, 0x730, 16, 2),
  99. MTK_PIN_DRV_GRP(75, 0x730, 16, 2),
  100. MTK_PIN_DRV_GRP(76, 0x730, 16, 2),
  101. MTK_PIN_DRV_GRP(77, 0x730, 16, 2),
  102. MTK_PIN_DRV_GRP(78, 0x730, 16, 2),
  103. MTK_PIN_DRV_GRP(79, 0x730, 16, 2),
  104. MTK_PIN_DRV_GRP(80, 0x730, 20, 2),
  105. MTK_PIN_DRV_GRP(81, 0x730, 24, 2),
  106. MTK_PIN_DRV_GRP(82, 0x730, 28, 2),
  107. MTK_PIN_DRV_GRP(83, 0x730, 28, 2),
  108. MTK_PIN_DRV_GRP(84, 0x730, 28, 2),
  109. MTK_PIN_DRV_GRP(85, 0x730, 28, 2),
  110. MTK_PIN_DRV_GRP(86, 0x740, 12, 2),
  111. MTK_PIN_DRV_GRP(87, 0x740, 16, 2),
  112. MTK_PIN_DRV_GRP(88, 0x740, 20, 2),
  113. MTK_PIN_DRV_GRP(89, 0x740, 24, 2),
  114. MTK_PIN_DRV_GRP(90, 0x740, 24, 2),
  115. MTK_PIN_DRV_GRP(91, 0x740, 24, 2),
  116. MTK_PIN_DRV_GRP(92, 0x740, 24, 2),
  117. MTK_PIN_DRV_GRP(93, 0x750, 8, 2),
  118. MTK_PIN_DRV_GRP(94, 0x750, 8, 2),
  119. MTK_PIN_DRV_GRP(95, 0x750, 8, 2),
  120. MTK_PIN_DRV_GRP(96, 0x750, 8, 2),
  121. MTK_PIN_DRV_GRP(97, 0x750, 24, 2),
  122. MTK_PIN_DRV_GRP(98, 0x750, 28, 2),
  123. MTK_PIN_DRV_GRP(99, 0x760, 0, 2),
  124. MTK_PIN_DRV_GRP(100, 0x750, 8, 2),
  125. MTK_PIN_DRV_GRP(101, 0x750, 8, 2),
  126. MTK_PIN_DRV_GRP(102, 0x750, 8, 2),
  127. MTK_PIN_DRV_GRP(103, 0x750, 8, 2),
  128. MTK_PIN_DRV_GRP(104, 0x760, 20, 2),
  129. MTK_PIN_DRV_GRP(105, 0x760, 24, 2),
  130. MTK_PIN_DRV_GRP(106, 0x760, 24, 2),
  131. MTK_PIN_DRV_GRP(107, 0x760, 24, 2),
  132. MTK_PIN_DRV_GRP(108, 0x760, 24, 2),
  133. MTK_PIN_DRV_GRP(109, 0x760, 24, 2),
  134. MTK_PIN_DRV_GRP(110, 0x760, 28, 2),
  135. MTK_PIN_DRV_GRP(111, 0x760, 28, 2),
  136. MTK_PIN_DRV_GRP(112, 0x760, 28, 2),
  137. MTK_PIN_DRV_GRP(113, 0x760, 28, 2),
  138. MTK_PIN_DRV_GRP(114, 0x770, 0, 2),
  139. MTK_PIN_DRV_GRP(115, 0x770, 0, 2),
  140. MTK_PIN_DRV_GRP(116, 0x770, 0, 2),
  141. MTK_PIN_DRV_GRP(117, 0x770, 4, 2),
  142. MTK_PIN_DRV_GRP(118, 0x770, 4, 2),
  143. MTK_PIN_DRV_GRP(119, 0x770, 4, 2),
  144. MTK_PIN_DRV_GRP(120, 0x770, 8, 2),
  145. MTK_PIN_DRV_GRP(121, 0x770, 8, 2),
  146. MTK_PIN_DRV_GRP(122, 0x770, 8, 2),
  147. MTK_PIN_DRV_GRP(123, 0x770, 12, 2),
  148. MTK_PIN_DRV_GRP(124, 0x770, 12, 2),
  149. MTK_PIN_DRV_GRP(125, 0x770, 12, 2),
  150. MTK_PIN_DRV_GRP(126, 0x770, 16, 2),
  151. MTK_PIN_DRV_GRP(127, 0x770, 16, 2),
  152. MTK_PIN_DRV_GRP(128, 0x770, 16, 2),
  153. MTK_PIN_DRV_GRP(129, 0x770, 20, 2),
  154. MTK_PIN_DRV_GRP(130, 0x770, 20, 2),
  155. MTK_PIN_DRV_GRP(131, 0x770, 20, 2),
  156. MTK_PIN_DRV_GRP(132, 0x770, 20, 2),
  157. MTK_PIN_DRV_GRP(133, 0x770, 20, 2),
  158. MTK_PIN_DRV_GRP(134, 0x770, 20, 2),
  159. MTK_PIN_DRV_GRP(135, 0x770, 20, 2),
  160. MTK_PIN_DRV_GRP(136, 0x770, 24, 2),
  161. MTK_PIN_DRV_GRP(137, 0x770, 24, 2),
  162. MTK_PIN_DRV_GRP(138, 0x770, 24, 2),
  163. MTK_PIN_DRV_GRP(139, 0x770, 24, 2),
  164. MTK_PIN_DRV_GRP(140, 0x770, 24, 2),
  165. MTK_PIN_DRV_GRP(141, 0x770, 24, 2),
  166. MTK_PIN_DRV_GRP(142, 0x770, 24, 2),
  167. MTK_PIN_DRV_GRP(143, 0x770, 24, 2),
  168. MTK_PIN_DRV_GRP(144, 0x770, 24, 2),
  169. };
  170. static const struct mtk_pin_spec_pupd_set_samereg mt8365_spec_pupd[] = {
  171. MTK_PIN_PUPD_SPEC_SR(22, 0x070, 0, 2, 1),
  172. MTK_PIN_PUPD_SPEC_SR(23, 0x070, 3, 5, 4),
  173. MTK_PIN_PUPD_SPEC_SR(24, 0x070, 6, 8, 7),
  174. MTK_PIN_PUPD_SPEC_SR(25, 0x070, 9, 11, 10),
  175. MTK_PIN_PUPD_SPEC_SR(80, 0x070, 14, 13, 12),
  176. MTK_PIN_PUPD_SPEC_SR(81, 0x070, 17, 16, 15),
  177. MTK_PIN_PUPD_SPEC_SR(82, 0x070, 20, 19, 18),
  178. MTK_PIN_PUPD_SPEC_SR(83, 0x070, 23, 22, 21),
  179. MTK_PIN_PUPD_SPEC_SR(84, 0x070, 26, 25, 24),
  180. MTK_PIN_PUPD_SPEC_SR(85, 0x070, 29, 28, 27),
  181. MTK_PIN_PUPD_SPEC_SR(86, 0x080, 2, 1, 0),
  182. MTK_PIN_PUPD_SPEC_SR(87, 0x080, 5, 4, 3),
  183. MTK_PIN_PUPD_SPEC_SR(88, 0x080, 8, 7, 6),
  184. MTK_PIN_PUPD_SPEC_SR(89, 0x080, 11, 10, 9),
  185. MTK_PIN_PUPD_SPEC_SR(90, 0x080, 14, 13, 12),
  186. MTK_PIN_PUPD_SPEC_SR(91, 0x080, 17, 16, 15),
  187. MTK_PIN_PUPD_SPEC_SR(92, 0x080, 20, 19, 18),
  188. MTK_PIN_PUPD_SPEC_SR(93, 0x080, 23, 22, 21),
  189. MTK_PIN_PUPD_SPEC_SR(94, 0x080, 26, 25, 24),
  190. MTK_PIN_PUPD_SPEC_SR(95, 0x080, 29, 28, 27),
  191. MTK_PIN_PUPD_SPEC_SR(96, 0x090, 2, 1, 0),
  192. MTK_PIN_PUPD_SPEC_SR(97, 0x090, 5, 4, 3),
  193. MTK_PIN_PUPD_SPEC_SR(98, 0x090, 8, 7, 6),
  194. MTK_PIN_PUPD_SPEC_SR(99, 0x090, 11, 10, 9),
  195. MTK_PIN_PUPD_SPEC_SR(100, 0x090, 14, 13, 12),
  196. MTK_PIN_PUPD_SPEC_SR(101, 0x090, 17, 16, 15),
  197. MTK_PIN_PUPD_SPEC_SR(102, 0x090, 20, 19, 18),
  198. MTK_PIN_PUPD_SPEC_SR(103, 0x090, 23, 22, 21),
  199. MTK_PIN_PUPD_SPEC_SR(104, 0x090, 26, 25, 24),
  200. MTK_PIN_PUPD_SPEC_SR(105, 0x090, 29, 28, 27),
  201. MTK_PIN_PUPD_SPEC_SR(106, 0x0F0, 2, 1, 0),
  202. MTK_PIN_PUPD_SPEC_SR(107, 0x0F0, 5, 4, 3),
  203. MTK_PIN_PUPD_SPEC_SR(108, 0x0F0, 8, 7, 6),
  204. MTK_PIN_PUPD_SPEC_SR(109, 0x0F0, 11, 10, 9),
  205. };
  206. static const struct mtk_pin_ies_smt_set mt8365_ies_set[] = {
  207. MTK_PIN_IES_SMT_SPEC(0, 3, 0x410, 0),
  208. MTK_PIN_IES_SMT_SPEC(4, 7, 0x410, 1),
  209. MTK_PIN_IES_SMT_SPEC(8, 11, 0x410, 2),
  210. MTK_PIN_IES_SMT_SPEC(12, 15, 0x410, 3),
  211. MTK_PIN_IES_SMT_SPEC(16, 18, 0x410, 4),
  212. MTK_PIN_IES_SMT_SPEC(19, 19, 0x410, 5),
  213. MTK_PIN_IES_SMT_SPEC(20, 21, 0x410, 6),
  214. MTK_PIN_IES_SMT_SPEC(22, 22, 0x410, 7),
  215. MTK_PIN_IES_SMT_SPEC(23, 25, 0x410, 8),
  216. MTK_PIN_IES_SMT_SPEC(26, 29, 0x410, 9),
  217. MTK_PIN_IES_SMT_SPEC(30, 34, 0x410, 10),
  218. MTK_PIN_IES_SMT_SPEC(35, 40, 0x410, 11),
  219. MTK_PIN_IES_SMT_SPEC(41, 44, 0x410, 12),
  220. MTK_PIN_IES_SMT_SPEC(45, 48, 0x410, 13),
  221. MTK_PIN_IES_SMT_SPEC(49, 56, 0x410, 14),
  222. MTK_PIN_IES_SMT_SPEC(57, 58, 0x410, 15),
  223. MTK_PIN_IES_SMT_SPEC(59, 60, 0x410, 16),
  224. MTK_PIN_IES_SMT_SPEC(61, 62, 0x410, 17),
  225. MTK_PIN_IES_SMT_SPEC(63, 64, 0x410, 18),
  226. MTK_PIN_IES_SMT_SPEC(65, 70, 0x410, 19),
  227. MTK_PIN_IES_SMT_SPEC(71, 79, 0x410, 20),
  228. MTK_PIN_IES_SMT_SPEC(80, 80, 0x410, 21),
  229. MTK_PIN_IES_SMT_SPEC(81, 81, 0x410, 22),
  230. MTK_PIN_IES_SMT_SPEC(82, 82, 0x410, 23),
  231. MTK_PIN_IES_SMT_SPEC(83, 83, 0x410, 24),
  232. MTK_PIN_IES_SMT_SPEC(84, 84, 0x410, 25),
  233. MTK_PIN_IES_SMT_SPEC(85, 85, 0x410, 26),
  234. MTK_PIN_IES_SMT_SPEC(86, 86, 0x410, 27),
  235. MTK_PIN_IES_SMT_SPEC(87, 87, 0x410, 28),
  236. MTK_PIN_IES_SMT_SPEC(88, 88, 0x410, 29),
  237. MTK_PIN_IES_SMT_SPEC(89, 89, 0x410, 30),
  238. MTK_PIN_IES_SMT_SPEC(90, 90, 0x410, 31),
  239. MTK_PIN_IES_SMT_SPEC(91, 91, 0x420, 0),
  240. MTK_PIN_IES_SMT_SPEC(92, 92, 0x420, 1),
  241. MTK_PIN_IES_SMT_SPEC(93, 93, 0x420, 2),
  242. MTK_PIN_IES_SMT_SPEC(94, 94, 0x420, 3),
  243. MTK_PIN_IES_SMT_SPEC(95, 95, 0x420, 4),
  244. MTK_PIN_IES_SMT_SPEC(96, 96, 0x420, 5),
  245. MTK_PIN_IES_SMT_SPEC(97, 97, 0x420, 6),
  246. MTK_PIN_IES_SMT_SPEC(98, 98, 0x420, 7),
  247. MTK_PIN_IES_SMT_SPEC(99, 99, 0x420, 8),
  248. MTK_PIN_IES_SMT_SPEC(100, 100, 0x420, 9),
  249. MTK_PIN_IES_SMT_SPEC(101, 101, 0x420, 10),
  250. MTK_PIN_IES_SMT_SPEC(102, 102, 0x420, 11),
  251. MTK_PIN_IES_SMT_SPEC(103, 103, 0x420, 12),
  252. MTK_PIN_IES_SMT_SPEC(104, 104, 0x420, 13),
  253. MTK_PIN_IES_SMT_SPEC(105, 109, 0x420, 14),
  254. MTK_PIN_IES_SMT_SPEC(110, 113, 0x420, 15),
  255. MTK_PIN_IES_SMT_SPEC(114, 116, 0x420, 16),
  256. MTK_PIN_IES_SMT_SPEC(117, 119, 0x420, 17),
  257. MTK_PIN_IES_SMT_SPEC(120, 122, 0x420, 18),
  258. MTK_PIN_IES_SMT_SPEC(123, 125, 0x420, 19),
  259. MTK_PIN_IES_SMT_SPEC(126, 128, 0x420, 20),
  260. MTK_PIN_IES_SMT_SPEC(129, 135, 0x420, 21),
  261. MTK_PIN_IES_SMT_SPEC(136, 144, 0x420, 22),
  262. };
  263. static const struct mtk_pin_ies_smt_set mt8365_smt_set[] = {
  264. MTK_PIN_IES_SMT_SPEC(0, 0, 0x470, 0),
  265. MTK_PIN_IES_SMT_SPEC(1, 1, 0x470, 0),
  266. MTK_PIN_IES_SMT_SPEC(2, 2, 0x470, 0),
  267. MTK_PIN_IES_SMT_SPEC(3, 3, 0x470, 0),
  268. MTK_PIN_IES_SMT_SPEC(4, 4, 0x470, 1),
  269. MTK_PIN_IES_SMT_SPEC(5, 5, 0x470, 1),
  270. MTK_PIN_IES_SMT_SPEC(6, 6, 0x470, 1),
  271. MTK_PIN_IES_SMT_SPEC(7, 7, 0x470, 1),
  272. MTK_PIN_IES_SMT_SPEC(8, 8, 0x470, 2),
  273. MTK_PIN_IES_SMT_SPEC(9, 9, 0x470, 2),
  274. MTK_PIN_IES_SMT_SPEC(10, 10, 0x470, 2),
  275. MTK_PIN_IES_SMT_SPEC(11, 11, 0x470, 2),
  276. MTK_PIN_IES_SMT_SPEC(12, 12, 0x470, 3),
  277. MTK_PIN_IES_SMT_SPEC(13, 13, 0x470, 3),
  278. MTK_PIN_IES_SMT_SPEC(14, 14, 0x470, 3),
  279. MTK_PIN_IES_SMT_SPEC(15, 15, 0x470, 3),
  280. MTK_PIN_IES_SMT_SPEC(16, 16, 0x470, 4),
  281. MTK_PIN_IES_SMT_SPEC(17, 17, 0x470, 4),
  282. MTK_PIN_IES_SMT_SPEC(18, 18, 0x470, 4),
  283. MTK_PIN_IES_SMT_SPEC(19, 19, 0x470, 5),
  284. MTK_PIN_IES_SMT_SPEC(20, 20, 0x470, 6),
  285. MTK_PIN_IES_SMT_SPEC(21, 21, 0x470, 6),
  286. MTK_PIN_IES_SMT_SPEC(22, 22, 0x470, 7),
  287. MTK_PIN_IES_SMT_SPEC(23, 23, 0x470, 8),
  288. MTK_PIN_IES_SMT_SPEC(24, 24, 0x470, 8),
  289. MTK_PIN_IES_SMT_SPEC(25, 25, 0x470, 8),
  290. MTK_PIN_IES_SMT_SPEC(26, 26, 0x470, 9),
  291. MTK_PIN_IES_SMT_SPEC(27, 27, 0x470, 9),
  292. MTK_PIN_IES_SMT_SPEC(28, 28, 0x470, 9),
  293. MTK_PIN_IES_SMT_SPEC(29, 29, 0x470, 9),
  294. MTK_PIN_IES_SMT_SPEC(30, 30, 0x470, 10),
  295. MTK_PIN_IES_SMT_SPEC(31, 31, 0x470, 10),
  296. MTK_PIN_IES_SMT_SPEC(32, 32, 0x470, 10),
  297. MTK_PIN_IES_SMT_SPEC(33, 33, 0x470, 10),
  298. MTK_PIN_IES_SMT_SPEC(34, 34, 0x470, 10),
  299. MTK_PIN_IES_SMT_SPEC(35, 35, 0x470, 11),
  300. MTK_PIN_IES_SMT_SPEC(36, 36, 0x470, 11),
  301. MTK_PIN_IES_SMT_SPEC(37, 37, 0x470, 11),
  302. MTK_PIN_IES_SMT_SPEC(38, 38, 0x470, 11),
  303. MTK_PIN_IES_SMT_SPEC(39, 39, 0x470, 11),
  304. MTK_PIN_IES_SMT_SPEC(40, 40, 0x470, 11),
  305. MTK_PIN_IES_SMT_SPEC(41, 41, 0x470, 12),
  306. MTK_PIN_IES_SMT_SPEC(42, 42, 0x470, 12),
  307. MTK_PIN_IES_SMT_SPEC(43, 43, 0x470, 12),
  308. MTK_PIN_IES_SMT_SPEC(44, 44, 0x470, 12),
  309. MTK_PIN_IES_SMT_SPEC(45, 45, 0x470, 13),
  310. MTK_PIN_IES_SMT_SPEC(46, 46, 0x470, 13),
  311. MTK_PIN_IES_SMT_SPEC(47, 47, 0x470, 13),
  312. MTK_PIN_IES_SMT_SPEC(48, 48, 0x470, 13),
  313. MTK_PIN_IES_SMT_SPEC(49, 49, 0x470, 14),
  314. MTK_PIN_IES_SMT_SPEC(50, 50, 0x470, 14),
  315. MTK_PIN_IES_SMT_SPEC(51, 51, 0x470, 14),
  316. MTK_PIN_IES_SMT_SPEC(52, 52, 0x470, 14),
  317. MTK_PIN_IES_SMT_SPEC(53, 53, 0x470, 14),
  318. MTK_PIN_IES_SMT_SPEC(54, 54, 0x470, 14),
  319. MTK_PIN_IES_SMT_SPEC(55, 55, 0x470, 14),
  320. MTK_PIN_IES_SMT_SPEC(56, 56, 0x470, 14),
  321. MTK_PIN_IES_SMT_SPEC(57, 57, 0x470, 15),
  322. MTK_PIN_IES_SMT_SPEC(58, 58, 0x470, 15),
  323. MTK_PIN_IES_SMT_SPEC(59, 59, 0x470, 16),
  324. MTK_PIN_IES_SMT_SPEC(60, 60, 0x470, 16),
  325. MTK_PIN_IES_SMT_SPEC(61, 61, 0x470, 17),
  326. MTK_PIN_IES_SMT_SPEC(62, 62, 0x470, 17),
  327. MTK_PIN_IES_SMT_SPEC(63, 63, 0x470, 18),
  328. MTK_PIN_IES_SMT_SPEC(64, 64, 0x470, 18),
  329. MTK_PIN_IES_SMT_SPEC(65, 65, 0x470, 19),
  330. MTK_PIN_IES_SMT_SPEC(66, 66, 0x470, 19),
  331. MTK_PIN_IES_SMT_SPEC(67, 67, 0x470, 19),
  332. MTK_PIN_IES_SMT_SPEC(68, 68, 0x470, 19),
  333. MTK_PIN_IES_SMT_SPEC(69, 69, 0x470, 19),
  334. MTK_PIN_IES_SMT_SPEC(70, 70, 0x470, 19),
  335. MTK_PIN_IES_SMT_SPEC(71, 71, 0x470, 20),
  336. MTK_PIN_IES_SMT_SPEC(72, 72, 0x470, 20),
  337. MTK_PIN_IES_SMT_SPEC(73, 73, 0x470, 20),
  338. MTK_PIN_IES_SMT_SPEC(74, 74, 0x470, 20),
  339. MTK_PIN_IES_SMT_SPEC(75, 75, 0x470, 20),
  340. MTK_PIN_IES_SMT_SPEC(76, 76, 0x470, 20),
  341. MTK_PIN_IES_SMT_SPEC(77, 77, 0x470, 20),
  342. MTK_PIN_IES_SMT_SPEC(78, 78, 0x470, 20),
  343. MTK_PIN_IES_SMT_SPEC(79, 79, 0x470, 20),
  344. MTK_PIN_IES_SMT_SPEC(80, 80, 0x470, 21),
  345. MTK_PIN_IES_SMT_SPEC(81, 81, 0x470, 22),
  346. MTK_PIN_IES_SMT_SPEC(82, 82, 0x470, 23),
  347. MTK_PIN_IES_SMT_SPEC(83, 83, 0x470, 24),
  348. MTK_PIN_IES_SMT_SPEC(84, 84, 0x470, 25),
  349. MTK_PIN_IES_SMT_SPEC(85, 85, 0x470, 26),
  350. MTK_PIN_IES_SMT_SPEC(86, 86, 0x470, 27),
  351. MTK_PIN_IES_SMT_SPEC(87, 87, 0x470, 28),
  352. MTK_PIN_IES_SMT_SPEC(88, 88, 0x470, 29),
  353. MTK_PIN_IES_SMT_SPEC(89, 89, 0x470, 30),
  354. MTK_PIN_IES_SMT_SPEC(90, 90, 0x470, 31),
  355. MTK_PIN_IES_SMT_SPEC(91, 91, 0x480, 0),
  356. MTK_PIN_IES_SMT_SPEC(92, 92, 0x480, 1),
  357. MTK_PIN_IES_SMT_SPEC(93, 93, 0x480, 2),
  358. MTK_PIN_IES_SMT_SPEC(94, 94, 0x480, 3),
  359. MTK_PIN_IES_SMT_SPEC(95, 95, 0x480, 4),
  360. MTK_PIN_IES_SMT_SPEC(96, 96, 0x480, 5),
  361. MTK_PIN_IES_SMT_SPEC(97, 97, 0x480, 6),
  362. MTK_PIN_IES_SMT_SPEC(98, 98, 0x480, 7),
  363. MTK_PIN_IES_SMT_SPEC(99, 99, 0x480, 8),
  364. MTK_PIN_IES_SMT_SPEC(100, 100, 0x480, 9),
  365. MTK_PIN_IES_SMT_SPEC(101, 101, 0x480, 10),
  366. MTK_PIN_IES_SMT_SPEC(102, 102, 0x480, 11),
  367. MTK_PIN_IES_SMT_SPEC(103, 103, 0x480, 12),
  368. MTK_PIN_IES_SMT_SPEC(104, 104, 0x480, 13),
  369. MTK_PIN_IES_SMT_SPEC(105, 105, 0x480, 14),
  370. MTK_PIN_IES_SMT_SPEC(106, 106, 0x480, 14),
  371. MTK_PIN_IES_SMT_SPEC(107, 107, 0x480, 14),
  372. MTK_PIN_IES_SMT_SPEC(108, 108, 0x480, 14),
  373. MTK_PIN_IES_SMT_SPEC(109, 109, 0x480, 14),
  374. MTK_PIN_IES_SMT_SPEC(110, 110, 0x480, 15),
  375. MTK_PIN_IES_SMT_SPEC(111, 111, 0x480, 15),
  376. MTK_PIN_IES_SMT_SPEC(112, 112, 0x480, 15),
  377. MTK_PIN_IES_SMT_SPEC(113, 113, 0x480, 15),
  378. MTK_PIN_IES_SMT_SPEC(114, 114, 0x480, 16),
  379. MTK_PIN_IES_SMT_SPEC(115, 115, 0x480, 16),
  380. MTK_PIN_IES_SMT_SPEC(116, 116, 0x480, 16),
  381. MTK_PIN_IES_SMT_SPEC(117, 117, 0x480, 17),
  382. MTK_PIN_IES_SMT_SPEC(118, 118, 0x480, 17),
  383. MTK_PIN_IES_SMT_SPEC(119, 119, 0x480, 17),
  384. MTK_PIN_IES_SMT_SPEC(120, 120, 0x480, 18),
  385. MTK_PIN_IES_SMT_SPEC(121, 121, 0x480, 18),
  386. MTK_PIN_IES_SMT_SPEC(122, 122, 0x480, 18),
  387. MTK_PIN_IES_SMT_SPEC(123, 123, 0x480, 19),
  388. MTK_PIN_IES_SMT_SPEC(124, 124, 0x480, 19),
  389. MTK_PIN_IES_SMT_SPEC(125, 125, 0x480, 19),
  390. MTK_PIN_IES_SMT_SPEC(126, 126, 0x480, 20),
  391. MTK_PIN_IES_SMT_SPEC(127, 127, 0x480, 20),
  392. MTK_PIN_IES_SMT_SPEC(128, 128, 0x480, 20),
  393. MTK_PIN_IES_SMT_SPEC(129, 129, 0x480, 21),
  394. MTK_PIN_IES_SMT_SPEC(130, 130, 0x480, 21),
  395. MTK_PIN_IES_SMT_SPEC(131, 131, 0x480, 21),
  396. MTK_PIN_IES_SMT_SPEC(132, 132, 0x480, 21),
  397. MTK_PIN_IES_SMT_SPEC(133, 133, 0x480, 21),
  398. MTK_PIN_IES_SMT_SPEC(134, 134, 0x480, 21),
  399. MTK_PIN_IES_SMT_SPEC(135, 135, 0x480, 21),
  400. MTK_PIN_IES_SMT_SPEC(136, 136, 0x480, 22),
  401. MTK_PIN_IES_SMT_SPEC(137, 137, 0x480, 22),
  402. MTK_PIN_IES_SMT_SPEC(138, 138, 0x480, 22),
  403. MTK_PIN_IES_SMT_SPEC(139, 139, 0x480, 22),
  404. MTK_PIN_IES_SMT_SPEC(140, 140, 0x480, 22),
  405. MTK_PIN_IES_SMT_SPEC(141, 141, 0x480, 22),
  406. MTK_PIN_IES_SMT_SPEC(142, 142, 0x480, 22),
  407. MTK_PIN_IES_SMT_SPEC(143, 143, 0x480, 22),
  408. MTK_PIN_IES_SMT_SPEC(144, 144, 0x480, 22),
  409. };
  410. static const struct mtk_pinctrl_devdata mt8365_pinctrl_data = {
  411. .pins = mtk_pins_mt8365,
  412. .npins = ARRAY_SIZE(mtk_pins_mt8365),
  413. .grp_desc = mt8365_drv_grp,
  414. .n_grp_cls = ARRAY_SIZE(mt8365_drv_grp),
  415. .pin_drv_grp = mt8365_pin_drv,
  416. .n_pin_drv_grps = ARRAY_SIZE(mt8365_pin_drv),
  417. .spec_ies = mt8365_ies_set,
  418. .n_spec_ies = ARRAY_SIZE(mt8365_ies_set),
  419. .spec_smt = mt8365_smt_set,
  420. .n_spec_smt = ARRAY_SIZE(mt8365_smt_set),
  421. .spec_pupd = mt8365_spec_pupd,
  422. .n_spec_pupd = ARRAY_SIZE(mt8365_spec_pupd),
  423. .spec_pull_set = mtk_pctrl_spec_pull_set_samereg,
  424. .spec_ies_smt_set = mtk_pconf_spec_set_ies_smt_range,
  425. .dir_offset = 0x0140,
  426. .dout_offset = 0x00A0,
  427. .din_offset = 0x0000,
  428. .pinmux_offset = 0x01E0,
  429. .ies_offset = 0x0410,
  430. .smt_offset = 0x0470,
  431. .pullen_offset = 0x0860,
  432. .pullsel_offset = 0x0900,
  433. .drv_offset = 0x0710,
  434. .type1_start = 145,
  435. .type1_end = 145,
  436. .port_shf = 4,
  437. .port_mask = 0x1f,
  438. .port_align = 4,
  439. .mode_mask = 0x1f,
  440. .mode_per_reg = 10,
  441. .mode_shf = 5,
  442. .eint_hw = {
  443. .port_mask = 7,
  444. .ports = 5,
  445. .ap_num = 160,
  446. .db_cnt = 160,
  447. .db_time = debounce_time_mt6765,
  448. },
  449. };
  450. static const struct of_device_id mt8365_pctrl_match[] = {
  451. { .compatible = "mediatek,mt8365-pinctrl", .data = &mt8365_pinctrl_data },
  452. {}
  453. };
  454. static struct platform_driver mtk_pinctrl_driver = {
  455. .probe = mtk_pctrl_common_probe,
  456. .driver = {
  457. .name = "mediatek-mt8365-pinctrl",
  458. .of_match_table = mt8365_pctrl_match,
  459. .pm = &mtk_eint_pm_ops,
  460. },
  461. };
  462. static int __init mtk_pinctrl_init(void)
  463. {
  464. return platform_driver_register(&mtk_pinctrl_driver);
  465. }
  466. arch_initcall(mtk_pinctrl_init);
  467. MODULE_LICENSE("GPL");
  468. MODULE_DESCRIPTION("MediaTek MT8365 Pinctrl Driver");
  469. MODULE_AUTHOR("Zhiyong Tao <[email protected]>");