rtw8852ae.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687
  1. // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
  2. /* Copyright(c) 2020-2021 Realtek Corporation
  3. */
  4. #include <linux/module.h>
  5. #include <linux/pci.h>
  6. #include "pci.h"
  7. #include "reg.h"
  8. #include "rtw8852a.h"
  9. static const struct rtw89_pci_info rtw8852a_pci_info = {
  10. .txbd_trunc_mode = MAC_AX_BD_TRUNC,
  11. .rxbd_trunc_mode = MAC_AX_BD_TRUNC,
  12. .rxbd_mode = MAC_AX_RXBD_PKT,
  13. .tag_mode = MAC_AX_TAG_MULTI,
  14. .tx_burst = MAC_AX_TX_BURST_2048B,
  15. .rx_burst = MAC_AX_RX_BURST_128B,
  16. .wd_dma_idle_intvl = MAC_AX_WD_DMA_INTVL_256NS,
  17. .wd_dma_act_intvl = MAC_AX_WD_DMA_INTVL_256NS,
  18. .multi_tag_num = MAC_AX_TAG_NUM_8,
  19. .lbc_en = MAC_AX_PCIE_ENABLE,
  20. .lbc_tmr = MAC_AX_LBC_TMR_2MS,
  21. .autok_en = MAC_AX_PCIE_DISABLE,
  22. .io_rcy_en = MAC_AX_PCIE_DISABLE,
  23. .io_rcy_tmr = MAC_AX_IO_RCY_ANA_TMR_6MS,
  24. .init_cfg_reg = R_AX_PCIE_INIT_CFG1,
  25. .txhci_en_bit = B_AX_TXHCI_EN,
  26. .rxhci_en_bit = B_AX_RXHCI_EN,
  27. .rxbd_mode_bit = B_AX_RXBD_MODE,
  28. .exp_ctrl_reg = R_AX_PCIE_EXP_CTRL,
  29. .max_tag_num_mask = B_AX_MAX_TAG_NUM,
  30. .rxbd_rwptr_clr_reg = R_AX_RXBD_RWPTR_CLR,
  31. .txbd_rwptr_clr2_reg = R_AX_TXBD_RWPTR_CLR2,
  32. .dma_stop1 = {R_AX_PCIE_DMA_STOP1, B_AX_TX_STOP1_MASK},
  33. .dma_stop2 = {R_AX_PCIE_DMA_STOP2, B_AX_TX_STOP2_ALL},
  34. .dma_busy1 = {R_AX_PCIE_DMA_BUSY1, DMA_BUSY1_CHECK},
  35. .dma_busy2_reg = R_AX_PCIE_DMA_BUSY2,
  36. .dma_busy3_reg = R_AX_PCIE_DMA_BUSY1,
  37. .rpwm_addr = R_AX_PCIE_HRPWM,
  38. .cpwm_addr = R_AX_CPWM,
  39. .tx_dma_ch_mask = 0,
  40. .bd_idx_addr_low_power = NULL,
  41. .dma_addr_set = &rtw89_pci_ch_dma_addr_set,
  42. .ltr_set = rtw89_pci_ltr_set,
  43. .fill_txaddr_info = rtw89_pci_fill_txaddr_info,
  44. .config_intr_mask = rtw89_pci_config_intr_mask,
  45. .enable_intr = rtw89_pci_enable_intr,
  46. .disable_intr = rtw89_pci_disable_intr,
  47. .recognize_intrs = rtw89_pci_recognize_intrs,
  48. };
  49. static const struct rtw89_driver_info rtw89_8852ae_info = {
  50. .chip = &rtw8852a_chip_info,
  51. .bus = {
  52. .pci = &rtw8852a_pci_info,
  53. },
  54. };
  55. static const struct pci_device_id rtw89_8852ae_id_table[] = {
  56. {
  57. PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8852),
  58. .driver_data = (kernel_ulong_t)&rtw89_8852ae_info,
  59. },
  60. {
  61. PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0xa85a),
  62. .driver_data = (kernel_ulong_t)&rtw89_8852ae_info,
  63. },
  64. {},
  65. };
  66. MODULE_DEVICE_TABLE(pci, rtw89_8852ae_id_table);
  67. static struct pci_driver rtw89_8852ae_driver = {
  68. .name = "rtw89_8852ae",
  69. .id_table = rtw89_8852ae_id_table,
  70. .probe = rtw89_pci_probe,
  71. .remove = rtw89_pci_remove,
  72. .driver.pm = &rtw89_pm_ops,
  73. };
  74. module_pci_driver(rtw89_8852ae_driver);
  75. MODULE_AUTHOR("Realtek Corporation");
  76. MODULE_DESCRIPTION("Realtek 802.11ax wireless 8852AE driver");
  77. MODULE_LICENSE("Dual BSD/GPL");