p54pci.h 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. #ifndef P54PCI_H
  3. #define P54PCI_H
  4. #include <linux/interrupt.h>
  5. /*
  6. * Defines for PCI based mac80211 Prism54 driver
  7. *
  8. * Copyright (c) 2006, Michael Wu <[email protected]>
  9. *
  10. * Based on the islsm (softmac prism54) driver, which is:
  11. * Copyright 2004-2006 Jean-Baptiste Note <[email protected]>, et al.
  12. */
  13. /* Device Interrupt register bits */
  14. #define ISL38XX_DEV_INT_RESET 0x0001
  15. #define ISL38XX_DEV_INT_UPDATE 0x0002
  16. #define ISL38XX_DEV_INT_WAKEUP 0x0008
  17. #define ISL38XX_DEV_INT_SLEEP 0x0010
  18. #define ISL38XX_DEV_INT_ABORT 0x0020
  19. /* these two only used in USB */
  20. #define ISL38XX_DEV_INT_DATA 0x0040
  21. #define ISL38XX_DEV_INT_MGMT 0x0080
  22. #define ISL38XX_DEV_INT_PCIUART_CTS 0x4000
  23. #define ISL38XX_DEV_INT_PCIUART_DR 0x8000
  24. /* Interrupt Identification/Acknowledge/Enable register bits */
  25. #define ISL38XX_INT_IDENT_UPDATE 0x0002
  26. #define ISL38XX_INT_IDENT_INIT 0x0004
  27. #define ISL38XX_INT_IDENT_WAKEUP 0x0008
  28. #define ISL38XX_INT_IDENT_SLEEP 0x0010
  29. #define ISL38XX_INT_IDENT_PCIUART_CTS 0x4000
  30. #define ISL38XX_INT_IDENT_PCIUART_DR 0x8000
  31. /* Control/Status register bits */
  32. #define ISL38XX_CTRL_STAT_SLEEPMODE 0x00000200
  33. #define ISL38XX_CTRL_STAT_CLKRUN 0x00800000
  34. #define ISL38XX_CTRL_STAT_RESET 0x10000000
  35. #define ISL38XX_CTRL_STAT_RAMBOOT 0x20000000
  36. #define ISL38XX_CTRL_STAT_STARTHALTED 0x40000000
  37. #define ISL38XX_CTRL_STAT_HOST_OVERRIDE 0x80000000
  38. struct p54p_csr {
  39. __le32 dev_int;
  40. u8 unused_1[12];
  41. __le32 int_ident;
  42. __le32 int_ack;
  43. __le32 int_enable;
  44. u8 unused_2[4];
  45. union {
  46. __le32 ring_control_base;
  47. __le32 gen_purp_com[2];
  48. };
  49. u8 unused_3[8];
  50. __le32 direct_mem_base;
  51. u8 unused_4[44];
  52. __le32 dma_addr;
  53. __le32 dma_len;
  54. __le32 dma_ctrl;
  55. u8 unused_5[12];
  56. __le32 ctrl_stat;
  57. u8 unused_6[1924];
  58. u8 cardbus_cis[0x800];
  59. u8 direct_mem_win[0x1000];
  60. } __packed;
  61. /* usb backend only needs the register defines above */
  62. #ifndef P54USB_H
  63. struct p54p_desc {
  64. __le32 host_addr;
  65. __le32 device_addr;
  66. __le16 len;
  67. __le16 flags;
  68. } __packed;
  69. struct p54p_ring_control {
  70. __le32 host_idx[4];
  71. __le32 device_idx[4];
  72. struct p54p_desc rx_data[8];
  73. struct p54p_desc tx_data[32];
  74. struct p54p_desc rx_mgmt[4];
  75. struct p54p_desc tx_mgmt[4];
  76. } __packed;
  77. #define P54P_READ(r) (__force __le32)__raw_readl(&priv->map->r)
  78. #define P54P_WRITE(r, val) __raw_writel((__force u32)(__le32)(val), &priv->map->r)
  79. struct p54p_priv {
  80. struct p54_common common;
  81. struct pci_dev *pdev;
  82. struct p54p_csr __iomem *map;
  83. struct tasklet_struct tasklet;
  84. const struct firmware *firmware;
  85. spinlock_t lock;
  86. struct p54p_ring_control *ring_control;
  87. dma_addr_t ring_control_dma;
  88. u32 rx_idx_data, tx_idx_data;
  89. u32 rx_idx_mgmt, tx_idx_mgmt;
  90. struct sk_buff *rx_buf_data[8];
  91. struct sk_buff *rx_buf_mgmt[4];
  92. struct sk_buff *tx_buf_data[32];
  93. struct sk_buff *tx_buf_mgmt[4];
  94. struct completion boot_comp;
  95. struct completion fw_loaded;
  96. };
  97. #endif /* P54USB_H */
  98. #endif /* P54PCI_H */