sgiseeq.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * sgiseeq.c: Seeq8003 ethernet driver for SGI machines.
  4. *
  5. * Copyright (C) 1996 David S. Miller ([email protected])
  6. */
  7. #undef DEBUG
  8. #include <linux/dma-mapping.h>
  9. #include <linux/kernel.h>
  10. #include <linux/module.h>
  11. #include <linux/slab.h>
  12. #include <linux/errno.h>
  13. #include <linux/types.h>
  14. #include <linux/interrupt.h>
  15. #include <linux/string.h>
  16. #include <linux/delay.h>
  17. #include <linux/netdevice.h>
  18. #include <linux/platform_device.h>
  19. #include <linux/etherdevice.h>
  20. #include <linux/skbuff.h>
  21. #include <asm/sgi/hpc3.h>
  22. #include <asm/sgi/ip22.h>
  23. #include <asm/sgi/seeq.h>
  24. #include "sgiseeq.h"
  25. static char *sgiseeqstr = "SGI Seeq8003";
  26. /*
  27. * If you want speed, you do something silly, it always has worked for me. So,
  28. * with that in mind, I've decided to make this driver look completely like a
  29. * stupid Lance from a driver architecture perspective. Only difference is that
  30. * here our "ring buffer" looks and acts like a real Lance one does but is
  31. * laid out like how the HPC DMA and the Seeq want it to. You'd be surprised
  32. * how a stupid idea like this can pay off in performance, not to mention
  33. * making this driver 2,000 times easier to write. ;-)
  34. */
  35. /* Tune these if we tend to run out often etc. */
  36. #define SEEQ_RX_BUFFERS 16
  37. #define SEEQ_TX_BUFFERS 16
  38. #define PKT_BUF_SZ 1584
  39. #define NEXT_RX(i) (((i) + 1) & (SEEQ_RX_BUFFERS - 1))
  40. #define NEXT_TX(i) (((i) + 1) & (SEEQ_TX_BUFFERS - 1))
  41. #define PREV_RX(i) (((i) - 1) & (SEEQ_RX_BUFFERS - 1))
  42. #define PREV_TX(i) (((i) - 1) & (SEEQ_TX_BUFFERS - 1))
  43. #define TX_BUFFS_AVAIL(sp) ((sp->tx_old <= sp->tx_new) ? \
  44. sp->tx_old + (SEEQ_TX_BUFFERS - 1) - sp->tx_new : \
  45. sp->tx_old - sp->tx_new - 1)
  46. #define VIRT_TO_DMA(sp, v) ((sp)->srings_dma + \
  47. (dma_addr_t)((unsigned long)(v) - \
  48. (unsigned long)((sp)->rx_desc)))
  49. /* Copy frames shorter than rx_copybreak, otherwise pass on up in
  50. * a full sized sk_buff. Value of 100 stolen from tulip.c (!alpha).
  51. */
  52. static int rx_copybreak = 100;
  53. #define PAD_SIZE (128 - sizeof(struct hpc_dma_desc) - sizeof(void *))
  54. struct sgiseeq_rx_desc {
  55. volatile struct hpc_dma_desc rdma;
  56. u8 padding[PAD_SIZE];
  57. struct sk_buff *skb;
  58. };
  59. struct sgiseeq_tx_desc {
  60. volatile struct hpc_dma_desc tdma;
  61. u8 padding[PAD_SIZE];
  62. struct sk_buff *skb;
  63. };
  64. /*
  65. * Warning: This structure is laid out in a certain way because HPC dma
  66. * descriptors must be 8-byte aligned. So don't touch this without
  67. * some care.
  68. */
  69. struct sgiseeq_init_block { /* Note the name ;-) */
  70. struct sgiseeq_rx_desc rxvector[SEEQ_RX_BUFFERS];
  71. struct sgiseeq_tx_desc txvector[SEEQ_TX_BUFFERS];
  72. };
  73. struct sgiseeq_private {
  74. struct sgiseeq_init_block *srings;
  75. dma_addr_t srings_dma;
  76. /* Ptrs to the descriptors in uncached space. */
  77. struct sgiseeq_rx_desc *rx_desc;
  78. struct sgiseeq_tx_desc *tx_desc;
  79. char *name;
  80. struct hpc3_ethregs *hregs;
  81. struct sgiseeq_regs *sregs;
  82. /* Ring entry counters. */
  83. unsigned int rx_new, tx_new;
  84. unsigned int rx_old, tx_old;
  85. int is_edlc;
  86. unsigned char control;
  87. unsigned char mode;
  88. spinlock_t tx_lock;
  89. };
  90. static inline void dma_sync_desc_cpu(struct net_device *dev, void *addr)
  91. {
  92. struct sgiseeq_private *sp = netdev_priv(dev);
  93. dma_sync_single_for_cpu(dev->dev.parent, VIRT_TO_DMA(sp, addr),
  94. sizeof(struct sgiseeq_rx_desc), DMA_BIDIRECTIONAL);
  95. }
  96. static inline void dma_sync_desc_dev(struct net_device *dev, void *addr)
  97. {
  98. struct sgiseeq_private *sp = netdev_priv(dev);
  99. dma_sync_single_for_device(dev->dev.parent, VIRT_TO_DMA(sp, addr),
  100. sizeof(struct sgiseeq_rx_desc), DMA_BIDIRECTIONAL);
  101. }
  102. static inline void hpc3_eth_reset(struct hpc3_ethregs *hregs)
  103. {
  104. hregs->reset = HPC3_ERST_CRESET | HPC3_ERST_CLRIRQ;
  105. udelay(20);
  106. hregs->reset = 0;
  107. }
  108. static inline void reset_hpc3_and_seeq(struct hpc3_ethregs *hregs,
  109. struct sgiseeq_regs *sregs)
  110. {
  111. hregs->rx_ctrl = hregs->tx_ctrl = 0;
  112. hpc3_eth_reset(hregs);
  113. }
  114. #define RSTAT_GO_BITS (SEEQ_RCMD_IGOOD | SEEQ_RCMD_IEOF | SEEQ_RCMD_ISHORT | \
  115. SEEQ_RCMD_IDRIB | SEEQ_RCMD_ICRC)
  116. static inline void seeq_go(struct sgiseeq_private *sp,
  117. struct hpc3_ethregs *hregs,
  118. struct sgiseeq_regs *sregs)
  119. {
  120. sregs->rstat = sp->mode | RSTAT_GO_BITS;
  121. hregs->rx_ctrl = HPC3_ERXCTRL_ACTIVE;
  122. }
  123. static inline void __sgiseeq_set_mac_address(struct net_device *dev)
  124. {
  125. struct sgiseeq_private *sp = netdev_priv(dev);
  126. struct sgiseeq_regs *sregs = sp->sregs;
  127. int i;
  128. sregs->tstat = SEEQ_TCMD_RB0;
  129. for (i = 0; i < 6; i++)
  130. sregs->rw.eth_addr[i] = dev->dev_addr[i];
  131. }
  132. static int sgiseeq_set_mac_address(struct net_device *dev, void *addr)
  133. {
  134. struct sgiseeq_private *sp = netdev_priv(dev);
  135. struct sockaddr *sa = addr;
  136. eth_hw_addr_set(dev, sa->sa_data);
  137. spin_lock_irq(&sp->tx_lock);
  138. __sgiseeq_set_mac_address(dev);
  139. spin_unlock_irq(&sp->tx_lock);
  140. return 0;
  141. }
  142. #define TCNTINFO_INIT (HPCDMA_EOX | HPCDMA_ETXD)
  143. #define RCNTCFG_INIT (HPCDMA_OWN | HPCDMA_EORP | HPCDMA_XIE)
  144. #define RCNTINFO_INIT (RCNTCFG_INIT | (PKT_BUF_SZ & HPCDMA_BCNT))
  145. static int seeq_init_ring(struct net_device *dev)
  146. {
  147. struct sgiseeq_private *sp = netdev_priv(dev);
  148. int i;
  149. netif_stop_queue(dev);
  150. sp->rx_new = sp->tx_new = 0;
  151. sp->rx_old = sp->tx_old = 0;
  152. __sgiseeq_set_mac_address(dev);
  153. /* Setup tx ring. */
  154. for(i = 0; i < SEEQ_TX_BUFFERS; i++) {
  155. sp->tx_desc[i].tdma.cntinfo = TCNTINFO_INIT;
  156. dma_sync_desc_dev(dev, &sp->tx_desc[i]);
  157. }
  158. /* And now the rx ring. */
  159. for (i = 0; i < SEEQ_RX_BUFFERS; i++) {
  160. if (!sp->rx_desc[i].skb) {
  161. dma_addr_t dma_addr;
  162. struct sk_buff *skb = netdev_alloc_skb(dev, PKT_BUF_SZ);
  163. if (skb == NULL)
  164. return -ENOMEM;
  165. skb_reserve(skb, 2);
  166. dma_addr = dma_map_single(dev->dev.parent,
  167. skb->data - 2,
  168. PKT_BUF_SZ, DMA_FROM_DEVICE);
  169. sp->rx_desc[i].skb = skb;
  170. sp->rx_desc[i].rdma.pbuf = dma_addr;
  171. }
  172. sp->rx_desc[i].rdma.cntinfo = RCNTINFO_INIT;
  173. dma_sync_desc_dev(dev, &sp->rx_desc[i]);
  174. }
  175. sp->rx_desc[i - 1].rdma.cntinfo |= HPCDMA_EOR;
  176. dma_sync_desc_dev(dev, &sp->rx_desc[i - 1]);
  177. return 0;
  178. }
  179. static void seeq_purge_ring(struct net_device *dev)
  180. {
  181. struct sgiseeq_private *sp = netdev_priv(dev);
  182. int i;
  183. /* clear tx ring. */
  184. for (i = 0; i < SEEQ_TX_BUFFERS; i++) {
  185. if (sp->tx_desc[i].skb) {
  186. dev_kfree_skb(sp->tx_desc[i].skb);
  187. sp->tx_desc[i].skb = NULL;
  188. }
  189. }
  190. /* And now the rx ring. */
  191. for (i = 0; i < SEEQ_RX_BUFFERS; i++) {
  192. if (sp->rx_desc[i].skb) {
  193. dev_kfree_skb(sp->rx_desc[i].skb);
  194. sp->rx_desc[i].skb = NULL;
  195. }
  196. }
  197. }
  198. #ifdef DEBUG
  199. static struct sgiseeq_private *gpriv;
  200. static struct net_device *gdev;
  201. static void sgiseeq_dump_rings(void)
  202. {
  203. static int once;
  204. struct sgiseeq_rx_desc *r = gpriv->rx_desc;
  205. struct sgiseeq_tx_desc *t = gpriv->tx_desc;
  206. struct hpc3_ethregs *hregs = gpriv->hregs;
  207. int i;
  208. if (once)
  209. return;
  210. once++;
  211. printk("RING DUMP:\n");
  212. for (i = 0; i < SEEQ_RX_BUFFERS; i++) {
  213. printk("RX [%d]: @(%p) [%08x,%08x,%08x] ",
  214. i, (&r[i]), r[i].rdma.pbuf, r[i].rdma.cntinfo,
  215. r[i].rdma.pnext);
  216. i += 1;
  217. printk("-- [%d]: @(%p) [%08x,%08x,%08x]\n",
  218. i, (&r[i]), r[i].rdma.pbuf, r[i].rdma.cntinfo,
  219. r[i].rdma.pnext);
  220. }
  221. for (i = 0; i < SEEQ_TX_BUFFERS; i++) {
  222. printk("TX [%d]: @(%p) [%08x,%08x,%08x] ",
  223. i, (&t[i]), t[i].tdma.pbuf, t[i].tdma.cntinfo,
  224. t[i].tdma.pnext);
  225. i += 1;
  226. printk("-- [%d]: @(%p) [%08x,%08x,%08x]\n",
  227. i, (&t[i]), t[i].tdma.pbuf, t[i].tdma.cntinfo,
  228. t[i].tdma.pnext);
  229. }
  230. printk("INFO: [rx_new = %d rx_old=%d] [tx_new = %d tx_old = %d]\n",
  231. gpriv->rx_new, gpriv->rx_old, gpriv->tx_new, gpriv->tx_old);
  232. printk("RREGS: rx_cbptr[%08x] rx_ndptr[%08x] rx_ctrl[%08x]\n",
  233. hregs->rx_cbptr, hregs->rx_ndptr, hregs->rx_ctrl);
  234. printk("TREGS: tx_cbptr[%08x] tx_ndptr[%08x] tx_ctrl[%08x]\n",
  235. hregs->tx_cbptr, hregs->tx_ndptr, hregs->tx_ctrl);
  236. }
  237. #endif
  238. #define TSTAT_INIT_SEEQ (SEEQ_TCMD_IPT|SEEQ_TCMD_I16|SEEQ_TCMD_IC|SEEQ_TCMD_IUF)
  239. #define TSTAT_INIT_EDLC ((TSTAT_INIT_SEEQ) | SEEQ_TCMD_RB2)
  240. static int init_seeq(struct net_device *dev, struct sgiseeq_private *sp,
  241. struct sgiseeq_regs *sregs)
  242. {
  243. struct hpc3_ethregs *hregs = sp->hregs;
  244. int err;
  245. reset_hpc3_and_seeq(hregs, sregs);
  246. err = seeq_init_ring(dev);
  247. if (err)
  248. return err;
  249. /* Setup to field the proper interrupt types. */
  250. if (sp->is_edlc) {
  251. sregs->tstat = TSTAT_INIT_EDLC;
  252. sregs->rw.wregs.control = sp->control;
  253. sregs->rw.wregs.frame_gap = 0;
  254. } else {
  255. sregs->tstat = TSTAT_INIT_SEEQ;
  256. }
  257. hregs->rx_ndptr = VIRT_TO_DMA(sp, sp->rx_desc);
  258. hregs->tx_ndptr = VIRT_TO_DMA(sp, sp->tx_desc);
  259. seeq_go(sp, hregs, sregs);
  260. return 0;
  261. }
  262. static void record_rx_errors(struct net_device *dev, unsigned char status)
  263. {
  264. if (status & SEEQ_RSTAT_OVERF ||
  265. status & SEEQ_RSTAT_SFRAME)
  266. dev->stats.rx_over_errors++;
  267. if (status & SEEQ_RSTAT_CERROR)
  268. dev->stats.rx_crc_errors++;
  269. if (status & SEEQ_RSTAT_DERROR)
  270. dev->stats.rx_frame_errors++;
  271. if (status & SEEQ_RSTAT_REOF)
  272. dev->stats.rx_errors++;
  273. }
  274. static inline void rx_maybe_restart(struct sgiseeq_private *sp,
  275. struct hpc3_ethregs *hregs,
  276. struct sgiseeq_regs *sregs)
  277. {
  278. if (!(hregs->rx_ctrl & HPC3_ERXCTRL_ACTIVE)) {
  279. hregs->rx_ndptr = VIRT_TO_DMA(sp, sp->rx_desc + sp->rx_new);
  280. seeq_go(sp, hregs, sregs);
  281. }
  282. }
  283. static inline void sgiseeq_rx(struct net_device *dev, struct sgiseeq_private *sp,
  284. struct hpc3_ethregs *hregs,
  285. struct sgiseeq_regs *sregs)
  286. {
  287. struct sgiseeq_rx_desc *rd;
  288. struct sk_buff *skb = NULL;
  289. struct sk_buff *newskb;
  290. unsigned char pkt_status;
  291. int len = 0;
  292. unsigned int orig_end = PREV_RX(sp->rx_new);
  293. /* Service every received packet. */
  294. rd = &sp->rx_desc[sp->rx_new];
  295. dma_sync_desc_cpu(dev, rd);
  296. while (!(rd->rdma.cntinfo & HPCDMA_OWN)) {
  297. len = PKT_BUF_SZ - (rd->rdma.cntinfo & HPCDMA_BCNT) - 3;
  298. dma_unmap_single(dev->dev.parent, rd->rdma.pbuf,
  299. PKT_BUF_SZ, DMA_FROM_DEVICE);
  300. pkt_status = rd->skb->data[len];
  301. if (pkt_status & SEEQ_RSTAT_FIG) {
  302. /* Packet is OK. */
  303. /* We don't want to receive our own packets */
  304. if (!ether_addr_equal(rd->skb->data + 6, dev->dev_addr)) {
  305. if (len > rx_copybreak) {
  306. skb = rd->skb;
  307. newskb = netdev_alloc_skb(dev, PKT_BUF_SZ);
  308. if (!newskb) {
  309. newskb = skb;
  310. skb = NULL;
  311. goto memory_squeeze;
  312. }
  313. skb_reserve(newskb, 2);
  314. } else {
  315. skb = netdev_alloc_skb_ip_align(dev, len);
  316. if (skb)
  317. skb_copy_to_linear_data(skb, rd->skb->data, len);
  318. newskb = rd->skb;
  319. }
  320. memory_squeeze:
  321. if (skb) {
  322. skb_put(skb, len);
  323. skb->protocol = eth_type_trans(skb, dev);
  324. netif_rx(skb);
  325. dev->stats.rx_packets++;
  326. dev->stats.rx_bytes += len;
  327. } else {
  328. dev->stats.rx_dropped++;
  329. }
  330. } else {
  331. /* Silently drop my own packets */
  332. newskb = rd->skb;
  333. }
  334. } else {
  335. record_rx_errors(dev, pkt_status);
  336. newskb = rd->skb;
  337. }
  338. rd->skb = newskb;
  339. rd->rdma.pbuf = dma_map_single(dev->dev.parent,
  340. newskb->data - 2,
  341. PKT_BUF_SZ, DMA_FROM_DEVICE);
  342. /* Return the entry to the ring pool. */
  343. rd->rdma.cntinfo = RCNTINFO_INIT;
  344. sp->rx_new = NEXT_RX(sp->rx_new);
  345. dma_sync_desc_dev(dev, rd);
  346. rd = &sp->rx_desc[sp->rx_new];
  347. dma_sync_desc_cpu(dev, rd);
  348. }
  349. dma_sync_desc_dev(dev, rd);
  350. dma_sync_desc_cpu(dev, &sp->rx_desc[orig_end]);
  351. sp->rx_desc[orig_end].rdma.cntinfo &= ~(HPCDMA_EOR);
  352. dma_sync_desc_dev(dev, &sp->rx_desc[orig_end]);
  353. dma_sync_desc_cpu(dev, &sp->rx_desc[PREV_RX(sp->rx_new)]);
  354. sp->rx_desc[PREV_RX(sp->rx_new)].rdma.cntinfo |= HPCDMA_EOR;
  355. dma_sync_desc_dev(dev, &sp->rx_desc[PREV_RX(sp->rx_new)]);
  356. rx_maybe_restart(sp, hregs, sregs);
  357. }
  358. static inline void tx_maybe_reset_collisions(struct sgiseeq_private *sp,
  359. struct sgiseeq_regs *sregs)
  360. {
  361. if (sp->is_edlc) {
  362. sregs->rw.wregs.control = sp->control & ~(SEEQ_CTRL_XCNT);
  363. sregs->rw.wregs.control = sp->control;
  364. }
  365. }
  366. static inline void kick_tx(struct net_device *dev,
  367. struct sgiseeq_private *sp,
  368. struct hpc3_ethregs *hregs)
  369. {
  370. struct sgiseeq_tx_desc *td;
  371. int i = sp->tx_old;
  372. /* If the HPC aint doin nothin, and there are more packets
  373. * with ETXD cleared and XIU set we must make very certain
  374. * that we restart the HPC else we risk locking up the
  375. * adapter. The following code is only safe iff the HPCDMA
  376. * is not active!
  377. */
  378. td = &sp->tx_desc[i];
  379. dma_sync_desc_cpu(dev, td);
  380. while ((td->tdma.cntinfo & (HPCDMA_XIU | HPCDMA_ETXD)) ==
  381. (HPCDMA_XIU | HPCDMA_ETXD)) {
  382. i = NEXT_TX(i);
  383. td = &sp->tx_desc[i];
  384. dma_sync_desc_cpu(dev, td);
  385. }
  386. if (td->tdma.cntinfo & HPCDMA_XIU) {
  387. dma_sync_desc_dev(dev, td);
  388. hregs->tx_ndptr = VIRT_TO_DMA(sp, td);
  389. hregs->tx_ctrl = HPC3_ETXCTRL_ACTIVE;
  390. }
  391. }
  392. static inline void sgiseeq_tx(struct net_device *dev, struct sgiseeq_private *sp,
  393. struct hpc3_ethregs *hregs,
  394. struct sgiseeq_regs *sregs)
  395. {
  396. struct sgiseeq_tx_desc *td;
  397. unsigned long status = hregs->tx_ctrl;
  398. int j;
  399. tx_maybe_reset_collisions(sp, sregs);
  400. if (!(status & (HPC3_ETXCTRL_ACTIVE | SEEQ_TSTAT_PTRANS))) {
  401. /* Oops, HPC detected some sort of error. */
  402. if (status & SEEQ_TSTAT_R16)
  403. dev->stats.tx_aborted_errors++;
  404. if (status & SEEQ_TSTAT_UFLOW)
  405. dev->stats.tx_fifo_errors++;
  406. if (status & SEEQ_TSTAT_LCLS)
  407. dev->stats.collisions++;
  408. }
  409. /* Ack 'em... */
  410. for (j = sp->tx_old; j != sp->tx_new; j = NEXT_TX(j)) {
  411. td = &sp->tx_desc[j];
  412. dma_sync_desc_cpu(dev, td);
  413. if (!(td->tdma.cntinfo & (HPCDMA_XIU)))
  414. break;
  415. if (!(td->tdma.cntinfo & (HPCDMA_ETXD))) {
  416. dma_sync_desc_dev(dev, td);
  417. if (!(status & HPC3_ETXCTRL_ACTIVE)) {
  418. hregs->tx_ndptr = VIRT_TO_DMA(sp, td);
  419. hregs->tx_ctrl = HPC3_ETXCTRL_ACTIVE;
  420. }
  421. break;
  422. }
  423. dev->stats.tx_packets++;
  424. sp->tx_old = NEXT_TX(sp->tx_old);
  425. td->tdma.cntinfo &= ~(HPCDMA_XIU | HPCDMA_XIE);
  426. td->tdma.cntinfo |= HPCDMA_EOX;
  427. if (td->skb) {
  428. dev_kfree_skb_any(td->skb);
  429. td->skb = NULL;
  430. }
  431. dma_sync_desc_dev(dev, td);
  432. }
  433. }
  434. static irqreturn_t sgiseeq_interrupt(int irq, void *dev_id)
  435. {
  436. struct net_device *dev = (struct net_device *) dev_id;
  437. struct sgiseeq_private *sp = netdev_priv(dev);
  438. struct hpc3_ethregs *hregs = sp->hregs;
  439. struct sgiseeq_regs *sregs = sp->sregs;
  440. spin_lock(&sp->tx_lock);
  441. /* Ack the IRQ and set software state. */
  442. hregs->reset = HPC3_ERST_CLRIRQ;
  443. /* Always check for received packets. */
  444. sgiseeq_rx(dev, sp, hregs, sregs);
  445. /* Only check for tx acks if we have something queued. */
  446. if (sp->tx_old != sp->tx_new)
  447. sgiseeq_tx(dev, sp, hregs, sregs);
  448. if ((TX_BUFFS_AVAIL(sp) > 0) && netif_queue_stopped(dev)) {
  449. netif_wake_queue(dev);
  450. }
  451. spin_unlock(&sp->tx_lock);
  452. return IRQ_HANDLED;
  453. }
  454. static int sgiseeq_open(struct net_device *dev)
  455. {
  456. struct sgiseeq_private *sp = netdev_priv(dev);
  457. struct sgiseeq_regs *sregs = sp->sregs;
  458. unsigned int irq = dev->irq;
  459. int err;
  460. if (request_irq(irq, sgiseeq_interrupt, 0, sgiseeqstr, dev)) {
  461. printk(KERN_ERR "Seeq8003: Can't get irq %d\n", dev->irq);
  462. return -EAGAIN;
  463. }
  464. err = init_seeq(dev, sp, sregs);
  465. if (err)
  466. goto out_free_irq;
  467. netif_start_queue(dev);
  468. return 0;
  469. out_free_irq:
  470. free_irq(irq, dev);
  471. return err;
  472. }
  473. static int sgiseeq_close(struct net_device *dev)
  474. {
  475. struct sgiseeq_private *sp = netdev_priv(dev);
  476. struct sgiseeq_regs *sregs = sp->sregs;
  477. unsigned int irq = dev->irq;
  478. netif_stop_queue(dev);
  479. /* Shutdown the Seeq. */
  480. reset_hpc3_and_seeq(sp->hregs, sregs);
  481. free_irq(irq, dev);
  482. seeq_purge_ring(dev);
  483. return 0;
  484. }
  485. static inline int sgiseeq_reset(struct net_device *dev)
  486. {
  487. struct sgiseeq_private *sp = netdev_priv(dev);
  488. struct sgiseeq_regs *sregs = sp->sregs;
  489. int err;
  490. err = init_seeq(dev, sp, sregs);
  491. if (err)
  492. return err;
  493. netif_trans_update(dev); /* prevent tx timeout */
  494. netif_wake_queue(dev);
  495. return 0;
  496. }
  497. static netdev_tx_t
  498. sgiseeq_start_xmit(struct sk_buff *skb, struct net_device *dev)
  499. {
  500. struct sgiseeq_private *sp = netdev_priv(dev);
  501. struct hpc3_ethregs *hregs = sp->hregs;
  502. unsigned long flags;
  503. struct sgiseeq_tx_desc *td;
  504. int len, entry;
  505. spin_lock_irqsave(&sp->tx_lock, flags);
  506. /* Setup... */
  507. len = skb->len;
  508. if (len < ETH_ZLEN) {
  509. if (skb_padto(skb, ETH_ZLEN)) {
  510. spin_unlock_irqrestore(&sp->tx_lock, flags);
  511. return NETDEV_TX_OK;
  512. }
  513. len = ETH_ZLEN;
  514. }
  515. dev->stats.tx_bytes += len;
  516. entry = sp->tx_new;
  517. td = &sp->tx_desc[entry];
  518. dma_sync_desc_cpu(dev, td);
  519. /* Create entry. There are so many races with adding a new
  520. * descriptor to the chain:
  521. * 1) Assume that the HPC is off processing a DMA chain while
  522. * we are changing all of the following.
  523. * 2) Do no allow the HPC to look at a new descriptor until
  524. * we have completely set up it's state. This means, do
  525. * not clear HPCDMA_EOX in the current last descritptor
  526. * until the one we are adding looks consistent and could
  527. * be processes right now.
  528. * 3) The tx interrupt code must notice when we've added a new
  529. * entry and the HPC got to the end of the chain before we
  530. * added this new entry and restarted it.
  531. */
  532. td->skb = skb;
  533. td->tdma.pbuf = dma_map_single(dev->dev.parent, skb->data,
  534. len, DMA_TO_DEVICE);
  535. td->tdma.cntinfo = (len & HPCDMA_BCNT) |
  536. HPCDMA_XIU | HPCDMA_EOXP | HPCDMA_XIE | HPCDMA_EOX;
  537. dma_sync_desc_dev(dev, td);
  538. if (sp->tx_old != sp->tx_new) {
  539. struct sgiseeq_tx_desc *backend;
  540. backend = &sp->tx_desc[PREV_TX(sp->tx_new)];
  541. dma_sync_desc_cpu(dev, backend);
  542. backend->tdma.cntinfo &= ~HPCDMA_EOX;
  543. dma_sync_desc_dev(dev, backend);
  544. }
  545. sp->tx_new = NEXT_TX(sp->tx_new); /* Advance. */
  546. /* Maybe kick the HPC back into motion. */
  547. if (!(hregs->tx_ctrl & HPC3_ETXCTRL_ACTIVE))
  548. kick_tx(dev, sp, hregs);
  549. if (!TX_BUFFS_AVAIL(sp))
  550. netif_stop_queue(dev);
  551. spin_unlock_irqrestore(&sp->tx_lock, flags);
  552. return NETDEV_TX_OK;
  553. }
  554. static void timeout(struct net_device *dev, unsigned int txqueue)
  555. {
  556. printk(KERN_NOTICE "%s: transmit timed out, resetting\n", dev->name);
  557. sgiseeq_reset(dev);
  558. netif_trans_update(dev); /* prevent tx timeout */
  559. netif_wake_queue(dev);
  560. }
  561. static void sgiseeq_set_multicast(struct net_device *dev)
  562. {
  563. struct sgiseeq_private *sp = netdev_priv(dev);
  564. unsigned char oldmode = sp->mode;
  565. if(dev->flags & IFF_PROMISC)
  566. sp->mode = SEEQ_RCMD_RANY;
  567. else if ((dev->flags & IFF_ALLMULTI) || !netdev_mc_empty(dev))
  568. sp->mode = SEEQ_RCMD_RBMCAST;
  569. else
  570. sp->mode = SEEQ_RCMD_RBCAST;
  571. /* XXX I know this sucks, but is there a better way to reprogram
  572. * XXX the receiver? At least, this shouldn't happen too often.
  573. */
  574. if (oldmode != sp->mode)
  575. sgiseeq_reset(dev);
  576. }
  577. static inline void setup_tx_ring(struct net_device *dev,
  578. struct sgiseeq_tx_desc *buf,
  579. int nbufs)
  580. {
  581. struct sgiseeq_private *sp = netdev_priv(dev);
  582. int i = 0;
  583. while (i < (nbufs - 1)) {
  584. buf[i].tdma.pnext = VIRT_TO_DMA(sp, buf + i + 1);
  585. buf[i].tdma.pbuf = 0;
  586. dma_sync_desc_dev(dev, &buf[i]);
  587. i++;
  588. }
  589. buf[i].tdma.pnext = VIRT_TO_DMA(sp, buf);
  590. dma_sync_desc_dev(dev, &buf[i]);
  591. }
  592. static inline void setup_rx_ring(struct net_device *dev,
  593. struct sgiseeq_rx_desc *buf,
  594. int nbufs)
  595. {
  596. struct sgiseeq_private *sp = netdev_priv(dev);
  597. int i = 0;
  598. while (i < (nbufs - 1)) {
  599. buf[i].rdma.pnext = VIRT_TO_DMA(sp, buf + i + 1);
  600. buf[i].rdma.pbuf = 0;
  601. dma_sync_desc_dev(dev, &buf[i]);
  602. i++;
  603. }
  604. buf[i].rdma.pbuf = 0;
  605. buf[i].rdma.pnext = VIRT_TO_DMA(sp, buf);
  606. dma_sync_desc_dev(dev, &buf[i]);
  607. }
  608. static const struct net_device_ops sgiseeq_netdev_ops = {
  609. .ndo_open = sgiseeq_open,
  610. .ndo_stop = sgiseeq_close,
  611. .ndo_start_xmit = sgiseeq_start_xmit,
  612. .ndo_tx_timeout = timeout,
  613. .ndo_set_rx_mode = sgiseeq_set_multicast,
  614. .ndo_set_mac_address = sgiseeq_set_mac_address,
  615. .ndo_validate_addr = eth_validate_addr,
  616. };
  617. static int sgiseeq_probe(struct platform_device *pdev)
  618. {
  619. struct sgiseeq_platform_data *pd = dev_get_platdata(&pdev->dev);
  620. struct hpc3_regs *hpcregs = pd->hpc;
  621. struct sgiseeq_init_block *sr;
  622. unsigned int irq = pd->irq;
  623. struct sgiseeq_private *sp;
  624. struct net_device *dev;
  625. int err;
  626. dev = alloc_etherdev(sizeof (struct sgiseeq_private));
  627. if (!dev) {
  628. err = -ENOMEM;
  629. goto err_out;
  630. }
  631. platform_set_drvdata(pdev, dev);
  632. SET_NETDEV_DEV(dev, &pdev->dev);
  633. sp = netdev_priv(dev);
  634. /* Make private data page aligned */
  635. sr = dma_alloc_noncoherent(&pdev->dev, sizeof(*sp->srings),
  636. &sp->srings_dma, DMA_BIDIRECTIONAL, GFP_KERNEL);
  637. if (!sr) {
  638. printk(KERN_ERR "Sgiseeq: Page alloc failed, aborting.\n");
  639. err = -ENOMEM;
  640. goto err_out_free_dev;
  641. }
  642. sp->srings = sr;
  643. sp->rx_desc = sp->srings->rxvector;
  644. sp->tx_desc = sp->srings->txvector;
  645. spin_lock_init(&sp->tx_lock);
  646. /* A couple calculations now, saves many cycles later. */
  647. setup_rx_ring(dev, sp->rx_desc, SEEQ_RX_BUFFERS);
  648. setup_tx_ring(dev, sp->tx_desc, SEEQ_TX_BUFFERS);
  649. eth_hw_addr_set(dev, pd->mac);
  650. #ifdef DEBUG
  651. gpriv = sp;
  652. gdev = dev;
  653. #endif
  654. sp->sregs = (struct sgiseeq_regs *) &hpcregs->eth_ext[0];
  655. sp->hregs = &hpcregs->ethregs;
  656. sp->name = sgiseeqstr;
  657. sp->mode = SEEQ_RCMD_RBCAST;
  658. /* Setup PIO and DMA transfer timing */
  659. sp->hregs->pconfig = 0x161;
  660. sp->hregs->dconfig = HPC3_EDCFG_FIRQ | HPC3_EDCFG_FEOP |
  661. HPC3_EDCFG_FRXDC | HPC3_EDCFG_PTO | 0x026;
  662. /* Setup PIO and DMA transfer timing */
  663. sp->hregs->pconfig = 0x161;
  664. sp->hregs->dconfig = HPC3_EDCFG_FIRQ | HPC3_EDCFG_FEOP |
  665. HPC3_EDCFG_FRXDC | HPC3_EDCFG_PTO | 0x026;
  666. /* Reset the chip. */
  667. hpc3_eth_reset(sp->hregs);
  668. sp->is_edlc = !(sp->sregs->rw.rregs.collision_tx[0] & 0xff);
  669. if (sp->is_edlc)
  670. sp->control = SEEQ_CTRL_XCNT | SEEQ_CTRL_ACCNT |
  671. SEEQ_CTRL_SFLAG | SEEQ_CTRL_ESHORT |
  672. SEEQ_CTRL_ENCARR;
  673. dev->netdev_ops = &sgiseeq_netdev_ops;
  674. dev->watchdog_timeo = (200 * HZ) / 1000;
  675. dev->irq = irq;
  676. if (register_netdev(dev)) {
  677. printk(KERN_ERR "Sgiseeq: Cannot register net device, "
  678. "aborting.\n");
  679. err = -ENODEV;
  680. goto err_out_free_attrs;
  681. }
  682. printk(KERN_INFO "%s: %s %pM\n", dev->name, sgiseeqstr, dev->dev_addr);
  683. return 0;
  684. err_out_free_attrs:
  685. dma_free_noncoherent(&pdev->dev, sizeof(*sp->srings), sp->srings,
  686. sp->srings_dma, DMA_BIDIRECTIONAL);
  687. err_out_free_dev:
  688. free_netdev(dev);
  689. err_out:
  690. return err;
  691. }
  692. static int sgiseeq_remove(struct platform_device *pdev)
  693. {
  694. struct net_device *dev = platform_get_drvdata(pdev);
  695. struct sgiseeq_private *sp = netdev_priv(dev);
  696. unregister_netdev(dev);
  697. dma_free_noncoherent(&pdev->dev, sizeof(*sp->srings), sp->srings,
  698. sp->srings_dma, DMA_BIDIRECTIONAL);
  699. free_netdev(dev);
  700. return 0;
  701. }
  702. static struct platform_driver sgiseeq_driver = {
  703. .probe = sgiseeq_probe,
  704. .remove = sgiseeq_remove,
  705. .driver = {
  706. .name = "sgiseeq",
  707. }
  708. };
  709. module_platform_driver(sgiseeq_driver);
  710. MODULE_DESCRIPTION("SGI Seeq 8003 driver");
  711. MODULE_AUTHOR("Linux/MIPS Mailing List <[email protected]>");
  712. MODULE_LICENSE("GPL");
  713. MODULE_ALIAS("platform:sgiseeq");