fec_mpc52xx.c 28 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082
  1. /*
  2. * Driver for the MPC5200 Fast Ethernet Controller
  3. *
  4. * Originally written by Dale Farnsworth <[email protected]> and
  5. * now maintained by Sylvain Munaut <[email protected]>
  6. *
  7. * Copyright (C) 2007 Domen Puncer, Telargo, Inc.
  8. * Copyright (C) 2007 Sylvain Munaut <[email protected]>
  9. * Copyright (C) 2003-2004 MontaVista, Software, Inc.
  10. *
  11. * This file is licensed under the terms of the GNU General Public License
  12. * version 2. This program is licensed "as is" without any warranty of any
  13. * kind, whether express or implied.
  14. *
  15. */
  16. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  17. #include <linux/dma-mapping.h>
  18. #include <linux/module.h>
  19. #include <linux/kernel.h>
  20. #include <linux/types.h>
  21. #include <linux/spinlock.h>
  22. #include <linux/slab.h>
  23. #include <linux/errno.h>
  24. #include <linux/init.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/crc32.h>
  27. #include <linux/hardirq.h>
  28. #include <linux/delay.h>
  29. #include <linux/of_address.h>
  30. #include <linux/of_device.h>
  31. #include <linux/of_irq.h>
  32. #include <linux/of_mdio.h>
  33. #include <linux/of_net.h>
  34. #include <linux/of_platform.h>
  35. #include <linux/netdevice.h>
  36. #include <linux/etherdevice.h>
  37. #include <linux/ethtool.h>
  38. #include <linux/skbuff.h>
  39. #include <asm/io.h>
  40. #include <asm/delay.h>
  41. #include <asm/mpc52xx.h>
  42. #include <linux/fsl/bestcomm/bestcomm.h>
  43. #include <linux/fsl/bestcomm/fec.h>
  44. #include "fec_mpc52xx.h"
  45. #define DRIVER_NAME "mpc52xx-fec"
  46. /* Private driver data structure */
  47. struct mpc52xx_fec_priv {
  48. struct net_device *ndev;
  49. int duplex;
  50. int speed;
  51. int r_irq;
  52. int t_irq;
  53. struct mpc52xx_fec __iomem *fec;
  54. struct bcom_task *rx_dmatsk;
  55. struct bcom_task *tx_dmatsk;
  56. spinlock_t lock;
  57. int msg_enable;
  58. /* MDIO link details */
  59. unsigned int mdio_speed;
  60. struct device_node *phy_node;
  61. enum phy_state link;
  62. int seven_wire_mode;
  63. };
  64. static irqreturn_t mpc52xx_fec_interrupt(int, void *);
  65. static irqreturn_t mpc52xx_fec_rx_interrupt(int, void *);
  66. static irqreturn_t mpc52xx_fec_tx_interrupt(int, void *);
  67. static void mpc52xx_fec_stop(struct net_device *dev, bool may_sleep);
  68. static void mpc52xx_fec_start(struct net_device *dev);
  69. static void mpc52xx_fec_reset(struct net_device *dev);
  70. #define MPC52xx_MESSAGES_DEFAULT ( NETIF_MSG_DRV | NETIF_MSG_PROBE | \
  71. NETIF_MSG_LINK | NETIF_MSG_IFDOWN | NETIF_MSG_IFUP)
  72. static int debug = -1; /* the above default */
  73. module_param(debug, int, 0);
  74. MODULE_PARM_DESC(debug, "debugging messages level");
  75. static void mpc52xx_fec_tx_timeout(struct net_device *dev, unsigned int txqueue)
  76. {
  77. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  78. unsigned long flags;
  79. dev_warn(&dev->dev, "transmit timed out\n");
  80. spin_lock_irqsave(&priv->lock, flags);
  81. mpc52xx_fec_reset(dev);
  82. dev->stats.tx_errors++;
  83. spin_unlock_irqrestore(&priv->lock, flags);
  84. netif_wake_queue(dev);
  85. }
  86. static void mpc52xx_fec_set_paddr(struct net_device *dev, const u8 *mac)
  87. {
  88. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  89. struct mpc52xx_fec __iomem *fec = priv->fec;
  90. out_be32(&fec->paddr1, *(const u32 *)(&mac[0]));
  91. out_be32(&fec->paddr2, (*(const u16 *)(&mac[4]) << 16) | FEC_PADDR2_TYPE);
  92. }
  93. static int mpc52xx_fec_set_mac_address(struct net_device *dev, void *addr)
  94. {
  95. struct sockaddr *sock = addr;
  96. eth_hw_addr_set(dev, sock->sa_data);
  97. mpc52xx_fec_set_paddr(dev, sock->sa_data);
  98. return 0;
  99. }
  100. static void mpc52xx_fec_free_rx_buffers(struct net_device *dev, struct bcom_task *s)
  101. {
  102. while (!bcom_queue_empty(s)) {
  103. struct bcom_fec_bd *bd;
  104. struct sk_buff *skb;
  105. skb = bcom_retrieve_buffer(s, NULL, (struct bcom_bd **)&bd);
  106. dma_unmap_single(dev->dev.parent, bd->skb_pa, skb->len,
  107. DMA_FROM_DEVICE);
  108. kfree_skb(skb);
  109. }
  110. }
  111. static void
  112. mpc52xx_fec_rx_submit(struct net_device *dev, struct sk_buff *rskb)
  113. {
  114. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  115. struct bcom_fec_bd *bd;
  116. bd = (struct bcom_fec_bd *) bcom_prepare_next_buffer(priv->rx_dmatsk);
  117. bd->status = FEC_RX_BUFFER_SIZE;
  118. bd->skb_pa = dma_map_single(dev->dev.parent, rskb->data,
  119. FEC_RX_BUFFER_SIZE, DMA_FROM_DEVICE);
  120. bcom_submit_next_buffer(priv->rx_dmatsk, rskb);
  121. }
  122. static int mpc52xx_fec_alloc_rx_buffers(struct net_device *dev, struct bcom_task *rxtsk)
  123. {
  124. struct sk_buff *skb;
  125. while (!bcom_queue_full(rxtsk)) {
  126. skb = netdev_alloc_skb(dev, FEC_RX_BUFFER_SIZE);
  127. if (!skb)
  128. return -EAGAIN;
  129. /* zero out the initial receive buffers to aid debugging */
  130. memset(skb->data, 0, FEC_RX_BUFFER_SIZE);
  131. mpc52xx_fec_rx_submit(dev, skb);
  132. }
  133. return 0;
  134. }
  135. /* based on generic_adjust_link from fs_enet-main.c */
  136. static void mpc52xx_fec_adjust_link(struct net_device *dev)
  137. {
  138. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  139. struct phy_device *phydev = dev->phydev;
  140. int new_state = 0;
  141. if (phydev->link != PHY_DOWN) {
  142. if (phydev->duplex != priv->duplex) {
  143. struct mpc52xx_fec __iomem *fec = priv->fec;
  144. u32 rcntrl;
  145. u32 tcntrl;
  146. new_state = 1;
  147. priv->duplex = phydev->duplex;
  148. rcntrl = in_be32(&fec->r_cntrl);
  149. tcntrl = in_be32(&fec->x_cntrl);
  150. rcntrl &= ~FEC_RCNTRL_DRT;
  151. tcntrl &= ~FEC_TCNTRL_FDEN;
  152. if (phydev->duplex == DUPLEX_FULL)
  153. tcntrl |= FEC_TCNTRL_FDEN; /* FD enable */
  154. else
  155. rcntrl |= FEC_RCNTRL_DRT; /* disable Rx on Tx (HD) */
  156. out_be32(&fec->r_cntrl, rcntrl);
  157. out_be32(&fec->x_cntrl, tcntrl);
  158. }
  159. if (phydev->speed != priv->speed) {
  160. new_state = 1;
  161. priv->speed = phydev->speed;
  162. }
  163. if (priv->link == PHY_DOWN) {
  164. new_state = 1;
  165. priv->link = phydev->link;
  166. }
  167. } else if (priv->link) {
  168. new_state = 1;
  169. priv->link = PHY_DOWN;
  170. priv->speed = 0;
  171. priv->duplex = -1;
  172. }
  173. if (new_state && netif_msg_link(priv))
  174. phy_print_status(phydev);
  175. }
  176. static int mpc52xx_fec_open(struct net_device *dev)
  177. {
  178. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  179. struct phy_device *phydev = NULL;
  180. int err = -EBUSY;
  181. if (priv->phy_node) {
  182. phydev = of_phy_connect(priv->ndev, priv->phy_node,
  183. mpc52xx_fec_adjust_link, 0, 0);
  184. if (!phydev) {
  185. dev_err(&dev->dev, "of_phy_connect failed\n");
  186. return -ENODEV;
  187. }
  188. phy_start(phydev);
  189. }
  190. if (request_irq(dev->irq, mpc52xx_fec_interrupt, IRQF_SHARED,
  191. DRIVER_NAME "_ctrl", dev)) {
  192. dev_err(&dev->dev, "ctrl interrupt request failed\n");
  193. goto free_phy;
  194. }
  195. if (request_irq(priv->r_irq, mpc52xx_fec_rx_interrupt, 0,
  196. DRIVER_NAME "_rx", dev)) {
  197. dev_err(&dev->dev, "rx interrupt request failed\n");
  198. goto free_ctrl_irq;
  199. }
  200. if (request_irq(priv->t_irq, mpc52xx_fec_tx_interrupt, 0,
  201. DRIVER_NAME "_tx", dev)) {
  202. dev_err(&dev->dev, "tx interrupt request failed\n");
  203. goto free_2irqs;
  204. }
  205. bcom_fec_rx_reset(priv->rx_dmatsk);
  206. bcom_fec_tx_reset(priv->tx_dmatsk);
  207. err = mpc52xx_fec_alloc_rx_buffers(dev, priv->rx_dmatsk);
  208. if (err) {
  209. dev_err(&dev->dev, "mpc52xx_fec_alloc_rx_buffers failed\n");
  210. goto free_irqs;
  211. }
  212. bcom_enable(priv->rx_dmatsk);
  213. bcom_enable(priv->tx_dmatsk);
  214. mpc52xx_fec_start(dev);
  215. netif_start_queue(dev);
  216. return 0;
  217. free_irqs:
  218. free_irq(priv->t_irq, dev);
  219. free_2irqs:
  220. free_irq(priv->r_irq, dev);
  221. free_ctrl_irq:
  222. free_irq(dev->irq, dev);
  223. free_phy:
  224. if (phydev) {
  225. phy_stop(phydev);
  226. phy_disconnect(phydev);
  227. }
  228. return err;
  229. }
  230. static int mpc52xx_fec_close(struct net_device *dev)
  231. {
  232. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  233. struct phy_device *phydev = dev->phydev;
  234. netif_stop_queue(dev);
  235. mpc52xx_fec_stop(dev, true);
  236. mpc52xx_fec_free_rx_buffers(dev, priv->rx_dmatsk);
  237. free_irq(dev->irq, dev);
  238. free_irq(priv->r_irq, dev);
  239. free_irq(priv->t_irq, dev);
  240. if (phydev) {
  241. /* power down phy */
  242. phy_stop(phydev);
  243. phy_disconnect(phydev);
  244. }
  245. return 0;
  246. }
  247. /* This will only be invoked if your driver is _not_ in XOFF state.
  248. * What this means is that you need not check it, and that this
  249. * invariant will hold if you make sure that the netif_*_queue()
  250. * calls are done at the proper times.
  251. */
  252. static netdev_tx_t
  253. mpc52xx_fec_start_xmit(struct sk_buff *skb, struct net_device *dev)
  254. {
  255. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  256. struct bcom_fec_bd *bd;
  257. unsigned long flags;
  258. if (bcom_queue_full(priv->tx_dmatsk)) {
  259. if (net_ratelimit())
  260. dev_err(&dev->dev, "transmit queue overrun\n");
  261. return NETDEV_TX_BUSY;
  262. }
  263. spin_lock_irqsave(&priv->lock, flags);
  264. bd = (struct bcom_fec_bd *)
  265. bcom_prepare_next_buffer(priv->tx_dmatsk);
  266. bd->status = skb->len | BCOM_FEC_TX_BD_TFD | BCOM_FEC_TX_BD_TC;
  267. bd->skb_pa = dma_map_single(dev->dev.parent, skb->data, skb->len,
  268. DMA_TO_DEVICE);
  269. skb_tx_timestamp(skb);
  270. bcom_submit_next_buffer(priv->tx_dmatsk, skb);
  271. spin_unlock_irqrestore(&priv->lock, flags);
  272. if (bcom_queue_full(priv->tx_dmatsk)) {
  273. netif_stop_queue(dev);
  274. }
  275. return NETDEV_TX_OK;
  276. }
  277. #ifdef CONFIG_NET_POLL_CONTROLLER
  278. static void mpc52xx_fec_poll_controller(struct net_device *dev)
  279. {
  280. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  281. disable_irq(priv->t_irq);
  282. mpc52xx_fec_tx_interrupt(priv->t_irq, dev);
  283. enable_irq(priv->t_irq);
  284. disable_irq(priv->r_irq);
  285. mpc52xx_fec_rx_interrupt(priv->r_irq, dev);
  286. enable_irq(priv->r_irq);
  287. }
  288. #endif
  289. /* This handles BestComm transmit task interrupts
  290. */
  291. static irqreturn_t mpc52xx_fec_tx_interrupt(int irq, void *dev_id)
  292. {
  293. struct net_device *dev = dev_id;
  294. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  295. spin_lock(&priv->lock);
  296. while (bcom_buffer_done(priv->tx_dmatsk)) {
  297. struct sk_buff *skb;
  298. struct bcom_fec_bd *bd;
  299. skb = bcom_retrieve_buffer(priv->tx_dmatsk, NULL,
  300. (struct bcom_bd **)&bd);
  301. dma_unmap_single(dev->dev.parent, bd->skb_pa, skb->len,
  302. DMA_TO_DEVICE);
  303. dev_consume_skb_irq(skb);
  304. }
  305. spin_unlock(&priv->lock);
  306. netif_wake_queue(dev);
  307. return IRQ_HANDLED;
  308. }
  309. static irqreturn_t mpc52xx_fec_rx_interrupt(int irq, void *dev_id)
  310. {
  311. struct net_device *dev = dev_id;
  312. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  313. struct sk_buff *rskb; /* received sk_buff */
  314. struct sk_buff *skb; /* new sk_buff to enqueue in its place */
  315. struct bcom_fec_bd *bd;
  316. u32 status, physaddr;
  317. int length;
  318. spin_lock(&priv->lock);
  319. while (bcom_buffer_done(priv->rx_dmatsk)) {
  320. rskb = bcom_retrieve_buffer(priv->rx_dmatsk, &status,
  321. (struct bcom_bd **)&bd);
  322. physaddr = bd->skb_pa;
  323. /* Test for errors in received frame */
  324. if (status & BCOM_FEC_RX_BD_ERRORS) {
  325. /* Drop packet and reuse the buffer */
  326. mpc52xx_fec_rx_submit(dev, rskb);
  327. dev->stats.rx_dropped++;
  328. continue;
  329. }
  330. /* skbs are allocated on open, so now we allocate a new one,
  331. * and remove the old (with the packet) */
  332. skb = netdev_alloc_skb(dev, FEC_RX_BUFFER_SIZE);
  333. if (!skb) {
  334. /* Can't get a new one : reuse the same & drop pkt */
  335. dev_notice(&dev->dev, "Low memory - dropped packet.\n");
  336. mpc52xx_fec_rx_submit(dev, rskb);
  337. dev->stats.rx_dropped++;
  338. continue;
  339. }
  340. /* Enqueue the new sk_buff back on the hardware */
  341. mpc52xx_fec_rx_submit(dev, skb);
  342. /* Process the received skb - Drop the spin lock while
  343. * calling into the network stack */
  344. spin_unlock(&priv->lock);
  345. dma_unmap_single(dev->dev.parent, physaddr, rskb->len,
  346. DMA_FROM_DEVICE);
  347. length = status & BCOM_FEC_RX_BD_LEN_MASK;
  348. skb_put(rskb, length - 4); /* length without CRC32 */
  349. rskb->protocol = eth_type_trans(rskb, dev);
  350. if (!skb_defer_rx_timestamp(rskb))
  351. netif_rx(rskb);
  352. spin_lock(&priv->lock);
  353. }
  354. spin_unlock(&priv->lock);
  355. return IRQ_HANDLED;
  356. }
  357. static irqreturn_t mpc52xx_fec_interrupt(int irq, void *dev_id)
  358. {
  359. struct net_device *dev = dev_id;
  360. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  361. struct mpc52xx_fec __iomem *fec = priv->fec;
  362. u32 ievent;
  363. ievent = in_be32(&fec->ievent);
  364. ievent &= ~FEC_IEVENT_MII; /* mii is handled separately */
  365. if (!ievent)
  366. return IRQ_NONE;
  367. out_be32(&fec->ievent, ievent); /* clear pending events */
  368. /* on fifo error, soft-reset fec */
  369. if (ievent & (FEC_IEVENT_RFIFO_ERROR | FEC_IEVENT_XFIFO_ERROR)) {
  370. if (net_ratelimit() && (ievent & FEC_IEVENT_RFIFO_ERROR))
  371. dev_warn(&dev->dev, "FEC_IEVENT_RFIFO_ERROR\n");
  372. if (net_ratelimit() && (ievent & FEC_IEVENT_XFIFO_ERROR))
  373. dev_warn(&dev->dev, "FEC_IEVENT_XFIFO_ERROR\n");
  374. spin_lock(&priv->lock);
  375. mpc52xx_fec_reset(dev);
  376. spin_unlock(&priv->lock);
  377. return IRQ_HANDLED;
  378. }
  379. if (ievent & ~FEC_IEVENT_TFINT)
  380. dev_dbg(&dev->dev, "ievent: %08x\n", ievent);
  381. return IRQ_HANDLED;
  382. }
  383. /*
  384. * Get the current statistics.
  385. * This may be called with the card open or closed.
  386. */
  387. static struct net_device_stats *mpc52xx_fec_get_stats(struct net_device *dev)
  388. {
  389. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  390. struct net_device_stats *stats = &dev->stats;
  391. struct mpc52xx_fec __iomem *fec = priv->fec;
  392. stats->rx_bytes = in_be32(&fec->rmon_r_octets);
  393. stats->rx_packets = in_be32(&fec->rmon_r_packets);
  394. stats->rx_errors = in_be32(&fec->rmon_r_crc_align) +
  395. in_be32(&fec->rmon_r_undersize) +
  396. in_be32(&fec->rmon_r_oversize) +
  397. in_be32(&fec->rmon_r_frag) +
  398. in_be32(&fec->rmon_r_jab);
  399. stats->tx_bytes = in_be32(&fec->rmon_t_octets);
  400. stats->tx_packets = in_be32(&fec->rmon_t_packets);
  401. stats->tx_errors = in_be32(&fec->rmon_t_crc_align) +
  402. in_be32(&fec->rmon_t_undersize) +
  403. in_be32(&fec->rmon_t_oversize) +
  404. in_be32(&fec->rmon_t_frag) +
  405. in_be32(&fec->rmon_t_jab);
  406. stats->multicast = in_be32(&fec->rmon_r_mc_pkt);
  407. stats->collisions = in_be32(&fec->rmon_t_col);
  408. /* detailed rx_errors: */
  409. stats->rx_length_errors = in_be32(&fec->rmon_r_undersize)
  410. + in_be32(&fec->rmon_r_oversize)
  411. + in_be32(&fec->rmon_r_frag)
  412. + in_be32(&fec->rmon_r_jab);
  413. stats->rx_over_errors = in_be32(&fec->r_macerr);
  414. stats->rx_crc_errors = in_be32(&fec->ieee_r_crc);
  415. stats->rx_frame_errors = in_be32(&fec->ieee_r_align);
  416. stats->rx_fifo_errors = in_be32(&fec->rmon_r_drop);
  417. stats->rx_missed_errors = in_be32(&fec->rmon_r_drop);
  418. /* detailed tx_errors: */
  419. stats->tx_aborted_errors = 0;
  420. stats->tx_carrier_errors = in_be32(&fec->ieee_t_cserr);
  421. stats->tx_fifo_errors = in_be32(&fec->rmon_t_drop);
  422. stats->tx_heartbeat_errors = in_be32(&fec->ieee_t_sqe);
  423. stats->tx_window_errors = in_be32(&fec->ieee_t_lcol);
  424. return stats;
  425. }
  426. /*
  427. * Read MIB counters in order to reset them,
  428. * then zero all the stats fields in memory
  429. */
  430. static void mpc52xx_fec_reset_stats(struct net_device *dev)
  431. {
  432. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  433. struct mpc52xx_fec __iomem *fec = priv->fec;
  434. out_be32(&fec->mib_control, FEC_MIB_DISABLE);
  435. memset_io(&fec->rmon_t_drop, 0,
  436. offsetof(struct mpc52xx_fec, reserved10) -
  437. offsetof(struct mpc52xx_fec, rmon_t_drop));
  438. out_be32(&fec->mib_control, 0);
  439. memset(&dev->stats, 0, sizeof(dev->stats));
  440. }
  441. /*
  442. * Set or clear the multicast filter for this adaptor.
  443. */
  444. static void mpc52xx_fec_set_multicast_list(struct net_device *dev)
  445. {
  446. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  447. struct mpc52xx_fec __iomem *fec = priv->fec;
  448. u32 rx_control;
  449. rx_control = in_be32(&fec->r_cntrl);
  450. if (dev->flags & IFF_PROMISC) {
  451. rx_control |= FEC_RCNTRL_PROM;
  452. out_be32(&fec->r_cntrl, rx_control);
  453. } else {
  454. rx_control &= ~FEC_RCNTRL_PROM;
  455. out_be32(&fec->r_cntrl, rx_control);
  456. if (dev->flags & IFF_ALLMULTI) {
  457. out_be32(&fec->gaddr1, 0xffffffff);
  458. out_be32(&fec->gaddr2, 0xffffffff);
  459. } else {
  460. u32 crc;
  461. struct netdev_hw_addr *ha;
  462. u32 gaddr1 = 0x00000000;
  463. u32 gaddr2 = 0x00000000;
  464. netdev_for_each_mc_addr(ha, dev) {
  465. crc = ether_crc_le(6, ha->addr) >> 26;
  466. if (crc >= 32)
  467. gaddr1 |= 1 << (crc-32);
  468. else
  469. gaddr2 |= 1 << crc;
  470. }
  471. out_be32(&fec->gaddr1, gaddr1);
  472. out_be32(&fec->gaddr2, gaddr2);
  473. }
  474. }
  475. }
  476. /**
  477. * mpc52xx_fec_hw_init
  478. * @dev: network device
  479. *
  480. * Setup various hardware setting, only needed once on start
  481. */
  482. static void mpc52xx_fec_hw_init(struct net_device *dev)
  483. {
  484. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  485. struct mpc52xx_fec __iomem *fec = priv->fec;
  486. int i;
  487. /* Whack a reset. We should wait for this. */
  488. out_be32(&fec->ecntrl, FEC_ECNTRL_RESET);
  489. for (i = 0; i < FEC_RESET_DELAY; ++i) {
  490. if ((in_be32(&fec->ecntrl) & FEC_ECNTRL_RESET) == 0)
  491. break;
  492. udelay(1);
  493. }
  494. if (i == FEC_RESET_DELAY)
  495. dev_err(&dev->dev, "FEC Reset timeout!\n");
  496. /* set pause to 0x20 frames */
  497. out_be32(&fec->op_pause, FEC_OP_PAUSE_OPCODE | 0x20);
  498. /* high service request will be deasserted when there's < 7 bytes in fifo
  499. * low service request will be deasserted when there's < 4*7 bytes in fifo
  500. */
  501. out_be32(&fec->rfifo_cntrl, FEC_FIFO_CNTRL_FRAME | FEC_FIFO_CNTRL_LTG_7);
  502. out_be32(&fec->tfifo_cntrl, FEC_FIFO_CNTRL_FRAME | FEC_FIFO_CNTRL_LTG_7);
  503. /* alarm when <= x bytes in FIFO */
  504. out_be32(&fec->rfifo_alarm, 0x0000030c);
  505. out_be32(&fec->tfifo_alarm, 0x00000100);
  506. /* begin transmittion when 256 bytes are in FIFO (or EOF or FIFO full) */
  507. out_be32(&fec->x_wmrk, FEC_FIFO_WMRK_256B);
  508. /* enable crc generation */
  509. out_be32(&fec->xmit_fsm, FEC_XMIT_FSM_APPEND_CRC | FEC_XMIT_FSM_ENABLE_CRC);
  510. out_be32(&fec->iaddr1, 0x00000000); /* No individual filter */
  511. out_be32(&fec->iaddr2, 0x00000000); /* No individual filter */
  512. /* set phy speed.
  513. * this can't be done in phy driver, since it needs to be called
  514. * before fec stuff (even on resume) */
  515. out_be32(&fec->mii_speed, priv->mdio_speed);
  516. }
  517. /**
  518. * mpc52xx_fec_start
  519. * @dev: network device
  520. *
  521. * This function is called to start or restart the FEC during a link
  522. * change. This happens on fifo errors or when switching between half
  523. * and full duplex.
  524. */
  525. static void mpc52xx_fec_start(struct net_device *dev)
  526. {
  527. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  528. struct mpc52xx_fec __iomem *fec = priv->fec;
  529. u32 rcntrl;
  530. u32 tcntrl;
  531. u32 tmp;
  532. /* clear sticky error bits */
  533. tmp = FEC_FIFO_STATUS_ERR | FEC_FIFO_STATUS_UF | FEC_FIFO_STATUS_OF;
  534. out_be32(&fec->rfifo_status, in_be32(&fec->rfifo_status) & tmp);
  535. out_be32(&fec->tfifo_status, in_be32(&fec->tfifo_status) & tmp);
  536. /* FIFOs will reset on mpc52xx_fec_enable */
  537. out_be32(&fec->reset_cntrl, FEC_RESET_CNTRL_ENABLE_IS_RESET);
  538. /* Set station address. */
  539. mpc52xx_fec_set_paddr(dev, dev->dev_addr);
  540. mpc52xx_fec_set_multicast_list(dev);
  541. /* set max frame len, enable flow control, select mii mode */
  542. rcntrl = FEC_RX_BUFFER_SIZE << 16; /* max frame length */
  543. rcntrl |= FEC_RCNTRL_FCE;
  544. if (!priv->seven_wire_mode)
  545. rcntrl |= FEC_RCNTRL_MII_MODE;
  546. if (priv->duplex == DUPLEX_FULL)
  547. tcntrl = FEC_TCNTRL_FDEN; /* FD enable */
  548. else {
  549. rcntrl |= FEC_RCNTRL_DRT; /* disable Rx on Tx (HD) */
  550. tcntrl = 0;
  551. }
  552. out_be32(&fec->r_cntrl, rcntrl);
  553. out_be32(&fec->x_cntrl, tcntrl);
  554. /* Clear any outstanding interrupt. */
  555. out_be32(&fec->ievent, 0xffffffff);
  556. /* Enable interrupts we wish to service. */
  557. out_be32(&fec->imask, FEC_IMASK_ENABLE);
  558. /* And last, enable the transmit and receive processing. */
  559. out_be32(&fec->ecntrl, FEC_ECNTRL_ETHER_EN);
  560. out_be32(&fec->r_des_active, 0x01000000);
  561. }
  562. /**
  563. * mpc52xx_fec_stop
  564. * @dev: network device
  565. *
  566. * stop all activity on fec and empty dma buffers
  567. */
  568. static void mpc52xx_fec_stop(struct net_device *dev, bool may_sleep)
  569. {
  570. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  571. struct mpc52xx_fec __iomem *fec = priv->fec;
  572. unsigned long timeout;
  573. /* disable all interrupts */
  574. out_be32(&fec->imask, 0);
  575. /* Disable the rx task. */
  576. bcom_disable(priv->rx_dmatsk);
  577. /* Wait for tx queue to drain, but only if we're in process context */
  578. if (may_sleep) {
  579. timeout = jiffies + msecs_to_jiffies(2000);
  580. while (time_before(jiffies, timeout) &&
  581. !bcom_queue_empty(priv->tx_dmatsk))
  582. msleep(100);
  583. if (time_after_eq(jiffies, timeout))
  584. dev_err(&dev->dev, "queues didn't drain\n");
  585. #if 1
  586. if (time_after_eq(jiffies, timeout)) {
  587. dev_err(&dev->dev, " tx: index: %i, outdex: %i\n",
  588. priv->tx_dmatsk->index,
  589. priv->tx_dmatsk->outdex);
  590. dev_err(&dev->dev, " rx: index: %i, outdex: %i\n",
  591. priv->rx_dmatsk->index,
  592. priv->rx_dmatsk->outdex);
  593. }
  594. #endif
  595. }
  596. bcom_disable(priv->tx_dmatsk);
  597. /* Stop FEC */
  598. out_be32(&fec->ecntrl, in_be32(&fec->ecntrl) & ~FEC_ECNTRL_ETHER_EN);
  599. }
  600. /* reset fec and bestcomm tasks */
  601. static void mpc52xx_fec_reset(struct net_device *dev)
  602. {
  603. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  604. struct mpc52xx_fec __iomem *fec = priv->fec;
  605. mpc52xx_fec_stop(dev, false);
  606. out_be32(&fec->rfifo_status, in_be32(&fec->rfifo_status));
  607. out_be32(&fec->reset_cntrl, FEC_RESET_CNTRL_RESET_FIFO);
  608. mpc52xx_fec_free_rx_buffers(dev, priv->rx_dmatsk);
  609. mpc52xx_fec_hw_init(dev);
  610. bcom_fec_rx_reset(priv->rx_dmatsk);
  611. bcom_fec_tx_reset(priv->tx_dmatsk);
  612. mpc52xx_fec_alloc_rx_buffers(dev, priv->rx_dmatsk);
  613. bcom_enable(priv->rx_dmatsk);
  614. bcom_enable(priv->tx_dmatsk);
  615. mpc52xx_fec_start(dev);
  616. netif_wake_queue(dev);
  617. }
  618. /* ethtool interface */
  619. static u32 mpc52xx_fec_get_msglevel(struct net_device *dev)
  620. {
  621. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  622. return priv->msg_enable;
  623. }
  624. static void mpc52xx_fec_set_msglevel(struct net_device *dev, u32 level)
  625. {
  626. struct mpc52xx_fec_priv *priv = netdev_priv(dev);
  627. priv->msg_enable = level;
  628. }
  629. static const struct ethtool_ops mpc52xx_fec_ethtool_ops = {
  630. .get_link = ethtool_op_get_link,
  631. .get_msglevel = mpc52xx_fec_get_msglevel,
  632. .set_msglevel = mpc52xx_fec_set_msglevel,
  633. .get_ts_info = ethtool_op_get_ts_info,
  634. .get_link_ksettings = phy_ethtool_get_link_ksettings,
  635. .set_link_ksettings = phy_ethtool_set_link_ksettings,
  636. };
  637. static const struct net_device_ops mpc52xx_fec_netdev_ops = {
  638. .ndo_open = mpc52xx_fec_open,
  639. .ndo_stop = mpc52xx_fec_close,
  640. .ndo_start_xmit = mpc52xx_fec_start_xmit,
  641. .ndo_set_rx_mode = mpc52xx_fec_set_multicast_list,
  642. .ndo_set_mac_address = mpc52xx_fec_set_mac_address,
  643. .ndo_validate_addr = eth_validate_addr,
  644. .ndo_eth_ioctl = phy_do_ioctl,
  645. .ndo_tx_timeout = mpc52xx_fec_tx_timeout,
  646. .ndo_get_stats = mpc52xx_fec_get_stats,
  647. #ifdef CONFIG_NET_POLL_CONTROLLER
  648. .ndo_poll_controller = mpc52xx_fec_poll_controller,
  649. #endif
  650. };
  651. /* ======================================================================== */
  652. /* OF Driver */
  653. /* ======================================================================== */
  654. static int mpc52xx_fec_probe(struct platform_device *op)
  655. {
  656. int rv;
  657. struct net_device *ndev;
  658. struct mpc52xx_fec_priv *priv = NULL;
  659. struct resource mem;
  660. const u32 *prop;
  661. int prop_size;
  662. struct device_node *np = op->dev.of_node;
  663. phys_addr_t rx_fifo;
  664. phys_addr_t tx_fifo;
  665. /* Get the ether ndev & it's private zone */
  666. ndev = alloc_etherdev(sizeof(struct mpc52xx_fec_priv));
  667. if (!ndev)
  668. return -ENOMEM;
  669. priv = netdev_priv(ndev);
  670. priv->ndev = ndev;
  671. /* Reserve FEC control zone */
  672. rv = of_address_to_resource(np, 0, &mem);
  673. if (rv) {
  674. pr_err("Error while parsing device node resource\n");
  675. goto err_netdev;
  676. }
  677. if (resource_size(&mem) < sizeof(struct mpc52xx_fec)) {
  678. pr_err("invalid resource size (%lx < %x), check mpc52xx_devices.c\n",
  679. (unsigned long)resource_size(&mem),
  680. sizeof(struct mpc52xx_fec));
  681. rv = -EINVAL;
  682. goto err_netdev;
  683. }
  684. if (!request_mem_region(mem.start, sizeof(struct mpc52xx_fec),
  685. DRIVER_NAME)) {
  686. rv = -EBUSY;
  687. goto err_netdev;
  688. }
  689. /* Init ether ndev with what we have */
  690. ndev->netdev_ops = &mpc52xx_fec_netdev_ops;
  691. ndev->ethtool_ops = &mpc52xx_fec_ethtool_ops;
  692. ndev->watchdog_timeo = FEC_WATCHDOG_TIMEOUT;
  693. ndev->base_addr = mem.start;
  694. SET_NETDEV_DEV(ndev, &op->dev);
  695. spin_lock_init(&priv->lock);
  696. /* ioremap the zones */
  697. priv->fec = ioremap(mem.start, sizeof(struct mpc52xx_fec));
  698. if (!priv->fec) {
  699. rv = -ENOMEM;
  700. goto err_mem_region;
  701. }
  702. /* Bestcomm init */
  703. rx_fifo = ndev->base_addr + offsetof(struct mpc52xx_fec, rfifo_data);
  704. tx_fifo = ndev->base_addr + offsetof(struct mpc52xx_fec, tfifo_data);
  705. priv->rx_dmatsk = bcom_fec_rx_init(FEC_RX_NUM_BD, rx_fifo, FEC_RX_BUFFER_SIZE);
  706. priv->tx_dmatsk = bcom_fec_tx_init(FEC_TX_NUM_BD, tx_fifo);
  707. if (!priv->rx_dmatsk || !priv->tx_dmatsk) {
  708. pr_err("Can not init SDMA tasks\n");
  709. rv = -ENOMEM;
  710. goto err_rx_tx_dmatsk;
  711. }
  712. /* Get the IRQ we need one by one */
  713. /* Control */
  714. ndev->irq = irq_of_parse_and_map(np, 0);
  715. /* RX */
  716. priv->r_irq = bcom_get_task_irq(priv->rx_dmatsk);
  717. /* TX */
  718. priv->t_irq = bcom_get_task_irq(priv->tx_dmatsk);
  719. /*
  720. * MAC address init:
  721. *
  722. * First try to read MAC address from DT
  723. */
  724. rv = of_get_ethdev_address(np, ndev);
  725. if (rv) {
  726. struct mpc52xx_fec __iomem *fec = priv->fec;
  727. u8 addr[ETH_ALEN] __aligned(4);
  728. /*
  729. * If the MAC addresse is not provided via DT then read
  730. * it back from the controller regs
  731. */
  732. *(u32 *)(&addr[0]) = in_be32(&fec->paddr1);
  733. *(u16 *)(&addr[4]) = in_be32(&fec->paddr2) >> 16;
  734. eth_hw_addr_set(ndev, addr);
  735. }
  736. /*
  737. * Check if the MAC address is valid, if not get a random one
  738. */
  739. if (!is_valid_ether_addr(ndev->dev_addr)) {
  740. eth_hw_addr_random(ndev);
  741. dev_warn(&ndev->dev, "using random MAC address %pM\n",
  742. ndev->dev_addr);
  743. }
  744. priv->msg_enable = netif_msg_init(debug, MPC52xx_MESSAGES_DEFAULT);
  745. /*
  746. * Link mode configuration
  747. */
  748. /* Start with safe defaults for link connection */
  749. priv->speed = 100;
  750. priv->duplex = DUPLEX_HALF;
  751. priv->mdio_speed = ((mpc5xxx_get_bus_frequency(&op->dev) >> 20) / 5) << 1;
  752. /* The current speed preconfigures the speed of the MII link */
  753. prop = of_get_property(np, "current-speed", &prop_size);
  754. if (prop && (prop_size >= sizeof(u32) * 2)) {
  755. priv->speed = prop[0];
  756. priv->duplex = prop[1] ? DUPLEX_FULL : DUPLEX_HALF;
  757. }
  758. /* If there is a phy handle, then get the PHY node */
  759. priv->phy_node = of_parse_phandle(np, "phy-handle", 0);
  760. /* the 7-wire property means don't use MII mode */
  761. if (of_find_property(np, "fsl,7-wire-mode", NULL)) {
  762. priv->seven_wire_mode = 1;
  763. dev_info(&ndev->dev, "using 7-wire PHY mode\n");
  764. }
  765. /* Hardware init */
  766. mpc52xx_fec_hw_init(ndev);
  767. mpc52xx_fec_reset_stats(ndev);
  768. rv = register_netdev(ndev);
  769. if (rv < 0)
  770. goto err_node;
  771. /* We're done ! */
  772. platform_set_drvdata(op, ndev);
  773. netdev_info(ndev, "%pOF MAC %pM\n",
  774. op->dev.of_node, ndev->dev_addr);
  775. return 0;
  776. err_node:
  777. of_node_put(priv->phy_node);
  778. irq_dispose_mapping(ndev->irq);
  779. err_rx_tx_dmatsk:
  780. if (priv->rx_dmatsk)
  781. bcom_fec_rx_release(priv->rx_dmatsk);
  782. if (priv->tx_dmatsk)
  783. bcom_fec_tx_release(priv->tx_dmatsk);
  784. iounmap(priv->fec);
  785. err_mem_region:
  786. release_mem_region(mem.start, sizeof(struct mpc52xx_fec));
  787. err_netdev:
  788. free_netdev(ndev);
  789. return rv;
  790. }
  791. static int
  792. mpc52xx_fec_remove(struct platform_device *op)
  793. {
  794. struct net_device *ndev;
  795. struct mpc52xx_fec_priv *priv;
  796. ndev = platform_get_drvdata(op);
  797. priv = netdev_priv(ndev);
  798. unregister_netdev(ndev);
  799. of_node_put(priv->phy_node);
  800. priv->phy_node = NULL;
  801. irq_dispose_mapping(ndev->irq);
  802. bcom_fec_rx_release(priv->rx_dmatsk);
  803. bcom_fec_tx_release(priv->tx_dmatsk);
  804. iounmap(priv->fec);
  805. release_mem_region(ndev->base_addr, sizeof(struct mpc52xx_fec));
  806. free_netdev(ndev);
  807. return 0;
  808. }
  809. #ifdef CONFIG_PM
  810. static int mpc52xx_fec_of_suspend(struct platform_device *op, pm_message_t state)
  811. {
  812. struct net_device *dev = platform_get_drvdata(op);
  813. if (netif_running(dev))
  814. mpc52xx_fec_close(dev);
  815. return 0;
  816. }
  817. static int mpc52xx_fec_of_resume(struct platform_device *op)
  818. {
  819. struct net_device *dev = platform_get_drvdata(op);
  820. mpc52xx_fec_hw_init(dev);
  821. mpc52xx_fec_reset_stats(dev);
  822. if (netif_running(dev))
  823. mpc52xx_fec_open(dev);
  824. return 0;
  825. }
  826. #endif
  827. static const struct of_device_id mpc52xx_fec_match[] = {
  828. { .compatible = "fsl,mpc5200b-fec", },
  829. { .compatible = "fsl,mpc5200-fec", },
  830. { .compatible = "mpc5200-fec", },
  831. { }
  832. };
  833. MODULE_DEVICE_TABLE(of, mpc52xx_fec_match);
  834. static struct platform_driver mpc52xx_fec_driver = {
  835. .driver = {
  836. .name = DRIVER_NAME,
  837. .of_match_table = mpc52xx_fec_match,
  838. },
  839. .probe = mpc52xx_fec_probe,
  840. .remove = mpc52xx_fec_remove,
  841. #ifdef CONFIG_PM
  842. .suspend = mpc52xx_fec_of_suspend,
  843. .resume = mpc52xx_fec_of_resume,
  844. #endif
  845. };
  846. /* ======================================================================== */
  847. /* Module */
  848. /* ======================================================================== */
  849. static struct platform_driver * const drivers[] = {
  850. #ifdef CONFIG_FEC_MPC52xx_MDIO
  851. &mpc52xx_fec_mdio_driver,
  852. #endif
  853. &mpc52xx_fec_driver,
  854. };
  855. static int __init
  856. mpc52xx_fec_init(void)
  857. {
  858. return platform_register_drivers(drivers, ARRAY_SIZE(drivers));
  859. }
  860. static void __exit
  861. mpc52xx_fec_exit(void)
  862. {
  863. platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
  864. }
  865. module_init(mpc52xx_fec_init);
  866. module_exit(mpc52xx_fec_exit);
  867. MODULE_LICENSE("GPL");
  868. MODULE_AUTHOR("Dale Farnsworth");
  869. MODULE_DESCRIPTION("Ethernet driver for the Freescale MPC52xx FEC");