1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768 |
- /* SPDX-License-Identifier: GPL-2.0 */
- /*
- * Copyright 2013-2016 Freescale Semiconductor Inc.
- * Copyright 2016-2018 NXP
- */
- #ifndef __FSL_DPRTC_H
- #define __FSL_DPRTC_H
- /* Data Path Real Time Counter API
- * Contains initialization APIs and runtime control APIs for RTC
- */
- struct fsl_mc_io;
- #define DPRTC_MAX_IRQ_NUM 1
- #define DPRTC_IRQ_INDEX 0
- #define DPRTC_EVENT_PPS 0x08000000
- #define DPRTC_EVENT_ETS1 0x00800000
- #define DPRTC_EVENT_ETS2 0x00400000
- int dprtc_open(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- int dprtc_id,
- u16 *token);
- int dprtc_close(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token);
- int dprtc_set_irq_enable(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token,
- u8 irq_index,
- u8 en);
- int dprtc_get_irq_enable(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token,
- u8 irq_index,
- u8 *en);
- int dprtc_set_irq_mask(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token,
- u8 irq_index,
- u32 mask);
- int dprtc_get_irq_mask(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token,
- u8 irq_index,
- u32 *mask);
- int dprtc_get_irq_status(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token,
- u8 irq_index,
- u32 *status);
- int dprtc_clear_irq_status(struct fsl_mc_io *mc_io,
- u32 cmd_flags,
- u16 token,
- u8 irq_index,
- u32 status);
- #endif /* __FSL_DPRTC_H */
|