sfdp.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2005, Intec Automation Inc.
  4. * Copyright (C) 2014, Freescale Semiconductor, Inc.
  5. */
  6. #ifndef __LINUX_MTD_SFDP_H
  7. #define __LINUX_MTD_SFDP_H
  8. /* SFDP revisions */
  9. #define SFDP_JESD216_MAJOR 1
  10. #define SFDP_JESD216_MINOR 0
  11. #define SFDP_JESD216A_MINOR 5
  12. #define SFDP_JESD216B_MINOR 6
  13. /* Basic Flash Parameter Table */
  14. /*
  15. * JESD216 rev D defines a Basic Flash Parameter Table of 20 DWORDs.
  16. * They are indexed from 1 but C arrays are indexed from 0.
  17. */
  18. #define BFPT_DWORD(i) ((i) - 1)
  19. #define BFPT_DWORD_MAX 20
  20. struct sfdp_bfpt {
  21. u32 dwords[BFPT_DWORD_MAX];
  22. };
  23. /* The first version of JESD216 defined only 9 DWORDs. */
  24. #define BFPT_DWORD_MAX_JESD216 9
  25. #define BFPT_DWORD_MAX_JESD216B 16
  26. /* 1st DWORD. */
  27. #define BFPT_DWORD1_FAST_READ_1_1_2 BIT(16)
  28. #define BFPT_DWORD1_ADDRESS_BYTES_MASK GENMASK(18, 17)
  29. #define BFPT_DWORD1_ADDRESS_BYTES_3_ONLY (0x0UL << 17)
  30. #define BFPT_DWORD1_ADDRESS_BYTES_3_OR_4 (0x1UL << 17)
  31. #define BFPT_DWORD1_ADDRESS_BYTES_4_ONLY (0x2UL << 17)
  32. #define BFPT_DWORD1_DTR BIT(19)
  33. #define BFPT_DWORD1_FAST_READ_1_2_2 BIT(20)
  34. #define BFPT_DWORD1_FAST_READ_1_4_4 BIT(21)
  35. #define BFPT_DWORD1_FAST_READ_1_1_4 BIT(22)
  36. /* 5th DWORD. */
  37. #define BFPT_DWORD5_FAST_READ_2_2_2 BIT(0)
  38. #define BFPT_DWORD5_FAST_READ_4_4_4 BIT(4)
  39. /* 11th DWORD. */
  40. #define BFPT_DWORD11_PAGE_SIZE_SHIFT 4
  41. #define BFPT_DWORD11_PAGE_SIZE_MASK GENMASK(7, 4)
  42. /* 15th DWORD. */
  43. /*
  44. * (from JESD216 rev B)
  45. * Quad Enable Requirements (QER):
  46. * - 000b: Device does not have a QE bit. Device detects 1-1-4 and 1-4-4
  47. * reads based on instruction. DQ3/HOLD# functions are hold during
  48. * instruction phase.
  49. * - 001b: QE is bit 1 of status register 2. It is set via Write Status with
  50. * two data bytes where bit 1 of the second byte is one.
  51. * [...]
  52. * Writing only one byte to the status register has the side-effect of
  53. * clearing status register 2, including the QE bit. The 100b code is
  54. * used if writing one byte to the status register does not modify
  55. * status register 2.
  56. * - 010b: QE is bit 6 of status register 1. It is set via Write Status with
  57. * one data byte where bit 6 is one.
  58. * [...]
  59. * - 011b: QE is bit 7 of status register 2. It is set via Write status
  60. * register 2 instruction 3Eh with one data byte where bit 7 is one.
  61. * [...]
  62. * The status register 2 is read using instruction 3Fh.
  63. * - 100b: QE is bit 1 of status register 2. It is set via Write Status with
  64. * two data bytes where bit 1 of the second byte is one.
  65. * [...]
  66. * In contrast to the 001b code, writing one byte to the status
  67. * register does not modify status register 2.
  68. * - 101b: QE is bit 1 of status register 2. Status register 1 is read using
  69. * Read Status instruction 05h. Status register2 is read using
  70. * instruction 35h. QE is set via Write Status instruction 01h with
  71. * two data bytes where bit 1 of the second byte is one.
  72. * [...]
  73. */
  74. #define BFPT_DWORD15_QER_MASK GENMASK(22, 20)
  75. #define BFPT_DWORD15_QER_NONE (0x0UL << 20) /* Micron */
  76. #define BFPT_DWORD15_QER_SR2_BIT1_BUGGY (0x1UL << 20)
  77. #define BFPT_DWORD15_QER_SR1_BIT6 (0x2UL << 20) /* Macronix */
  78. #define BFPT_DWORD15_QER_SR2_BIT7 (0x3UL << 20)
  79. #define BFPT_DWORD15_QER_SR2_BIT1_NO_RD (0x4UL << 20)
  80. #define BFPT_DWORD15_QER_SR2_BIT1 (0x5UL << 20) /* Spansion */
  81. #define BFPT_DWORD16_SWRST_EN_RST BIT(12)
  82. #define BFPT_DWORD18_CMD_EXT_MASK GENMASK(30, 29)
  83. #define BFPT_DWORD18_CMD_EXT_REP (0x0UL << 29) /* Repeat */
  84. #define BFPT_DWORD18_CMD_EXT_INV (0x1UL << 29) /* Invert */
  85. #define BFPT_DWORD18_CMD_EXT_RES (0x2UL << 29) /* Reserved */
  86. #define BFPT_DWORD18_CMD_EXT_16B (0x3UL << 29) /* 16-bit opcode */
  87. struct sfdp_parameter_header {
  88. u8 id_lsb;
  89. u8 minor;
  90. u8 major;
  91. u8 length; /* in double words */
  92. u8 parameter_table_pointer[3]; /* byte address */
  93. u8 id_msb;
  94. };
  95. int spi_nor_parse_sfdp(struct spi_nor *nor);
  96. #endif /* __LINUX_MTD_SFDP_H */