mcp-sa11x0.c 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * linux/drivers/mfd/mcp-sa11x0.c
  4. *
  5. * Copyright (C) 2001-2005 Russell King
  6. *
  7. * SA11x0 MCP (Multimedia Communications Port) driver.
  8. *
  9. * MCP read/write timeouts from Jordi Colomer, rehacked by rmk.
  10. */
  11. #include <linux/module.h>
  12. #include <linux/io.h>
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include <linux/delay.h>
  16. #include <linux/spinlock.h>
  17. #include <linux/platform_device.h>
  18. #include <linux/pm.h>
  19. #include <linux/mfd/mcp.h>
  20. #include <mach/hardware.h>
  21. #include <asm/mach-types.h>
  22. #include <linux/platform_data/mfd-mcp-sa11x0.h>
  23. #define DRIVER_NAME "sa11x0-mcp"
  24. struct mcp_sa11x0 {
  25. void __iomem *base0;
  26. void __iomem *base1;
  27. u32 mccr0;
  28. u32 mccr1;
  29. };
  30. /* Register offsets */
  31. #define MCCR0(m) ((m)->base0 + 0x00)
  32. #define MCDR0(m) ((m)->base0 + 0x08)
  33. #define MCDR1(m) ((m)->base0 + 0x0c)
  34. #define MCDR2(m) ((m)->base0 + 0x10)
  35. #define MCSR(m) ((m)->base0 + 0x18)
  36. #define MCCR1(m) ((m)->base1 + 0x00)
  37. #define priv(mcp) ((struct mcp_sa11x0 *)mcp_priv(mcp))
  38. static void
  39. mcp_sa11x0_set_telecom_divisor(struct mcp *mcp, unsigned int divisor)
  40. {
  41. struct mcp_sa11x0 *m = priv(mcp);
  42. divisor /= 32;
  43. m->mccr0 &= ~0x00007f00;
  44. m->mccr0 |= divisor << 8;
  45. writel_relaxed(m->mccr0, MCCR0(m));
  46. }
  47. static void
  48. mcp_sa11x0_set_audio_divisor(struct mcp *mcp, unsigned int divisor)
  49. {
  50. struct mcp_sa11x0 *m = priv(mcp);
  51. divisor /= 32;
  52. m->mccr0 &= ~0x0000007f;
  53. m->mccr0 |= divisor;
  54. writel_relaxed(m->mccr0, MCCR0(m));
  55. }
  56. /*
  57. * Write data to the device. The bit should be set after 3 subframe
  58. * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
  59. * We really should try doing something more productive while we
  60. * wait.
  61. */
  62. static void
  63. mcp_sa11x0_write(struct mcp *mcp, unsigned int reg, unsigned int val)
  64. {
  65. struct mcp_sa11x0 *m = priv(mcp);
  66. int ret = -ETIME;
  67. int i;
  68. writel_relaxed(reg << 17 | MCDR2_Wr | (val & 0xffff), MCDR2(m));
  69. for (i = 0; i < 2; i++) {
  70. udelay(mcp->rw_timeout);
  71. if (readl_relaxed(MCSR(m)) & MCSR_CWC) {
  72. ret = 0;
  73. break;
  74. }
  75. }
  76. if (ret < 0)
  77. printk(KERN_WARNING "mcp: write timed out\n");
  78. }
  79. /*
  80. * Read data from the device. The bit should be set after 3 subframe
  81. * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
  82. * We really should try doing something more productive while we
  83. * wait.
  84. */
  85. static unsigned int
  86. mcp_sa11x0_read(struct mcp *mcp, unsigned int reg)
  87. {
  88. struct mcp_sa11x0 *m = priv(mcp);
  89. int ret = -ETIME;
  90. int i;
  91. writel_relaxed(reg << 17 | MCDR2_Rd, MCDR2(m));
  92. for (i = 0; i < 2; i++) {
  93. udelay(mcp->rw_timeout);
  94. if (readl_relaxed(MCSR(m)) & MCSR_CRC) {
  95. ret = readl_relaxed(MCDR2(m)) & 0xffff;
  96. break;
  97. }
  98. }
  99. if (ret < 0)
  100. printk(KERN_WARNING "mcp: read timed out\n");
  101. return ret;
  102. }
  103. static void mcp_sa11x0_enable(struct mcp *mcp)
  104. {
  105. struct mcp_sa11x0 *m = priv(mcp);
  106. writel(-1, MCSR(m));
  107. m->mccr0 |= MCCR0_MCE;
  108. writel_relaxed(m->mccr0, MCCR0(m));
  109. }
  110. static void mcp_sa11x0_disable(struct mcp *mcp)
  111. {
  112. struct mcp_sa11x0 *m = priv(mcp);
  113. m->mccr0 &= ~MCCR0_MCE;
  114. writel_relaxed(m->mccr0, MCCR0(m));
  115. }
  116. /*
  117. * Our methods.
  118. */
  119. static struct mcp_ops mcp_sa11x0 = {
  120. .set_telecom_divisor = mcp_sa11x0_set_telecom_divisor,
  121. .set_audio_divisor = mcp_sa11x0_set_audio_divisor,
  122. .reg_write = mcp_sa11x0_write,
  123. .reg_read = mcp_sa11x0_read,
  124. .enable = mcp_sa11x0_enable,
  125. .disable = mcp_sa11x0_disable,
  126. };
  127. static int mcp_sa11x0_probe(struct platform_device *dev)
  128. {
  129. struct mcp_plat_data *data = dev_get_platdata(&dev->dev);
  130. struct resource *mem0, *mem1;
  131. struct mcp_sa11x0 *m;
  132. struct mcp *mcp;
  133. int ret;
  134. if (!data)
  135. return -ENODEV;
  136. mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
  137. mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
  138. if (!mem0 || !mem1)
  139. return -ENXIO;
  140. if (!request_mem_region(mem0->start, resource_size(mem0),
  141. DRIVER_NAME)) {
  142. ret = -EBUSY;
  143. goto err_mem0;
  144. }
  145. if (!request_mem_region(mem1->start, resource_size(mem1),
  146. DRIVER_NAME)) {
  147. ret = -EBUSY;
  148. goto err_mem1;
  149. }
  150. mcp = mcp_host_alloc(&dev->dev, sizeof(struct mcp_sa11x0));
  151. if (!mcp) {
  152. ret = -ENOMEM;
  153. goto err_alloc;
  154. }
  155. mcp->owner = THIS_MODULE;
  156. mcp->ops = &mcp_sa11x0;
  157. mcp->sclk_rate = data->sclk_rate;
  158. m = priv(mcp);
  159. m->mccr0 = data->mccr0 | 0x7f7f;
  160. m->mccr1 = data->mccr1;
  161. m->base0 = ioremap(mem0->start, resource_size(mem0));
  162. m->base1 = ioremap(mem1->start, resource_size(mem1));
  163. if (!m->base0 || !m->base1) {
  164. ret = -ENOMEM;
  165. goto err_ioremap;
  166. }
  167. platform_set_drvdata(dev, mcp);
  168. /*
  169. * Initialise device. Note that we initially
  170. * set the sampling rate to minimum.
  171. */
  172. writel_relaxed(-1, MCSR(m));
  173. writel_relaxed(m->mccr1, MCCR1(m));
  174. writel_relaxed(m->mccr0, MCCR0(m));
  175. /*
  176. * Calculate the read/write timeout (us) from the bit clock
  177. * rate. This is the period for 3 64-bit frames. Always
  178. * round this time up.
  179. */
  180. mcp->rw_timeout = DIV_ROUND_UP(64 * 3 * 1000000, mcp->sclk_rate);
  181. ret = mcp_host_add(mcp, data->codec_pdata);
  182. if (ret == 0)
  183. return 0;
  184. err_ioremap:
  185. iounmap(m->base1);
  186. iounmap(m->base0);
  187. mcp_host_free(mcp);
  188. err_alloc:
  189. release_mem_region(mem1->start, resource_size(mem1));
  190. err_mem1:
  191. release_mem_region(mem0->start, resource_size(mem0));
  192. err_mem0:
  193. return ret;
  194. }
  195. static int mcp_sa11x0_remove(struct platform_device *dev)
  196. {
  197. struct mcp *mcp = platform_get_drvdata(dev);
  198. struct mcp_sa11x0 *m = priv(mcp);
  199. struct resource *mem0, *mem1;
  200. if (m->mccr0 & MCCR0_MCE)
  201. dev_warn(&dev->dev,
  202. "device left active (missing disable call?)\n");
  203. mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
  204. mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
  205. mcp_host_del(mcp);
  206. iounmap(m->base1);
  207. iounmap(m->base0);
  208. mcp_host_free(mcp);
  209. release_mem_region(mem1->start, resource_size(mem1));
  210. release_mem_region(mem0->start, resource_size(mem0));
  211. return 0;
  212. }
  213. #ifdef CONFIG_PM_SLEEP
  214. static int mcp_sa11x0_suspend(struct device *dev)
  215. {
  216. struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
  217. if (m->mccr0 & MCCR0_MCE)
  218. dev_warn(dev, "device left active (missing disable call?)\n");
  219. writel(m->mccr0 & ~MCCR0_MCE, MCCR0(m));
  220. return 0;
  221. }
  222. static int mcp_sa11x0_resume(struct device *dev)
  223. {
  224. struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
  225. writel_relaxed(m->mccr1, MCCR1(m));
  226. writel_relaxed(m->mccr0, MCCR0(m));
  227. return 0;
  228. }
  229. #endif
  230. static const struct dev_pm_ops mcp_sa11x0_pm_ops = {
  231. #ifdef CONFIG_PM_SLEEP
  232. .suspend = mcp_sa11x0_suspend,
  233. .freeze = mcp_sa11x0_suspend,
  234. .poweroff = mcp_sa11x0_suspend,
  235. .resume_noirq = mcp_sa11x0_resume,
  236. .thaw_noirq = mcp_sa11x0_resume,
  237. .restore_noirq = mcp_sa11x0_resume,
  238. #endif
  239. };
  240. static struct platform_driver mcp_sa11x0_driver = {
  241. .probe = mcp_sa11x0_probe,
  242. .remove = mcp_sa11x0_remove,
  243. .driver = {
  244. .name = DRIVER_NAME,
  245. .pm = &mcp_sa11x0_pm_ops,
  246. },
  247. };
  248. /*
  249. * This needs re-working
  250. */
  251. module_platform_driver(mcp_sa11x0_driver);
  252. MODULE_ALIAS("platform:" DRIVER_NAME);
  253. MODULE_AUTHOR("Russell King <[email protected]>");
  254. MODULE_DESCRIPTION("SA11x0 multimedia communications port driver");
  255. MODULE_LICENSE("GPL");