sm8350.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Qualcomm SM8350 interconnect IDs
  4. *
  5. * Copyright (c) 2021, Linaro Limited
  6. */
  7. #ifndef __DRIVERS_INTERCONNECT_QCOM_SM8350_H
  8. #define __DRIVERS_INTERCONNECT_QCOM_SM8350_H
  9. #define SM8350_MASTER_GPU_TCU 0
  10. #define SM8350_MASTER_SYS_TCU 1
  11. #define SM8350_MASTER_APPSS_PROC 2
  12. #define SM8350_MASTER_LLCC 3
  13. #define SM8350_MASTER_CNOC_LPASS_AG_NOC 4
  14. #define SM8350_MASTER_CDSP_NOC_CFG 5
  15. #define SM8350_MASTER_QDSS_BAM 6
  16. #define SM8350_MASTER_QSPI_0 7
  17. #define SM8350_MASTER_QUP_0 8
  18. #define SM8350_MASTER_QUP_1 9
  19. #define SM8350_MASTER_QUP_2 10
  20. #define SM8350_MASTER_A1NOC_CFG 11
  21. #define SM8350_MASTER_A2NOC_CFG 12
  22. #define SM8350_MASTER_A1NOC_SNOC 13
  23. #define SM8350_MASTER_A2NOC_SNOC 14
  24. #define SM8350_MASTER_CAMNOC_HF 15
  25. #define SM8350_MASTER_CAMNOC_ICP 16
  26. #define SM8350_MASTER_CAMNOC_SF 17
  27. #define SM8350_MASTER_COMPUTE_NOC 18
  28. #define SM8350_MASTER_CNOC_DC_NOC 19
  29. #define SM8350_MASTER_GEM_NOC_CFG 20
  30. #define SM8350_MASTER_GEM_NOC_CNOC 21
  31. #define SM8350_MASTER_GEM_NOC_PCIE_SNOC 22
  32. #define SM8350_MASTER_GFX3D 23
  33. #define SM8350_MASTER_CNOC_MNOC_CFG 24
  34. #define SM8350_MASTER_MNOC_HF_MEM_NOC 25
  35. #define SM8350_MASTER_MNOC_SF_MEM_NOC 26
  36. #define SM8350_MASTER_ANOC_PCIE_GEM_NOC 27
  37. #define SM8350_MASTER_SNOC_CFG 28
  38. #define SM8350_MASTER_SNOC_GC_MEM_NOC 29
  39. #define SM8350_MASTER_SNOC_SF_MEM_NOC 30
  40. #define SM8350_MASTER_VIDEO_P0 31
  41. #define SM8350_MASTER_VIDEO_P1 32
  42. #define SM8350_MASTER_VIDEO_PROC 33
  43. #define SM8350_MASTER_QUP_CORE_0 34
  44. #define SM8350_MASTER_QUP_CORE_1 35
  45. #define SM8350_MASTER_QUP_CORE_2 36
  46. #define SM8350_MASTER_CRYPTO 37
  47. #define SM8350_MASTER_IPA 38
  48. #define SM8350_MASTER_MDP0 39
  49. #define SM8350_MASTER_MDP1 40
  50. #define SM8350_MASTER_CDSP_PROC 41
  51. #define SM8350_MASTER_PIMEM 42
  52. #define SM8350_MASTER_ROTATOR 43
  53. #define SM8350_MASTER_GIC 44
  54. #define SM8350_MASTER_PCIE_0 45
  55. #define SM8350_MASTER_PCIE_1 46
  56. #define SM8350_MASTER_QDSS_DAP 47
  57. #define SM8350_MASTER_QDSS_ETR 48
  58. #define SM8350_MASTER_SDCC_2 49
  59. #define SM8350_MASTER_SDCC_4 50
  60. #define SM8350_MASTER_UFS_CARD 51
  61. #define SM8350_MASTER_UFS_MEM 52
  62. #define SM8350_MASTER_USB3_0 53
  63. #define SM8350_MASTER_USB3_1 54
  64. #define SM8350_SLAVE_EBI1 55
  65. #define SM8350_SLAVE_AHB2PHY_SOUTH 56
  66. #define SM8350_SLAVE_AHB2PHY_NORTH 57
  67. #define SM8350_SLAVE_AOSS 58
  68. #define SM8350_SLAVE_APPSS 59
  69. #define SM8350_SLAVE_CAMERA_CFG 60
  70. #define SM8350_SLAVE_CLK_CTL 61
  71. #define SM8350_SLAVE_CDSP_CFG 62
  72. #define SM8350_SLAVE_RBCPR_CX_CFG 63
  73. #define SM8350_SLAVE_RBCPR_MMCX_CFG 64
  74. #define SM8350_SLAVE_RBCPR_MX_CFG 65
  75. #define SM8350_SLAVE_CRYPTO_0_CFG 66
  76. #define SM8350_SLAVE_CX_RDPM 67
  77. #define SM8350_SLAVE_DCC_CFG 68
  78. #define SM8350_SLAVE_DISPLAY_CFG 69
  79. #define SM8350_SLAVE_GFX3D_CFG 70
  80. #define SM8350_SLAVE_HWKM 71
  81. #define SM8350_SLAVE_IMEM_CFG 72
  82. #define SM8350_SLAVE_IPA_CFG 73
  83. #define SM8350_SLAVE_IPC_ROUTER_CFG 74
  84. #define SM8350_SLAVE_LLCC_CFG 75
  85. #define SM8350_SLAVE_LPASS 76
  86. #define SM8350_SLAVE_LPASS_CORE_CFG 77
  87. #define SM8350_SLAVE_LPASS_LPI_CFG 78
  88. #define SM8350_SLAVE_LPASS_MPU_CFG 79
  89. #define SM8350_SLAVE_LPASS_TOP_CFG 80
  90. #define SM8350_SLAVE_MSS_PROC_MS_MPU_CFG 81
  91. #define SM8350_SLAVE_MCDMA_MS_MPU_CFG 82
  92. #define SM8350_SLAVE_CNOC_MSS 83
  93. #define SM8350_SLAVE_MX_RDPM 84
  94. #define SM8350_SLAVE_PCIE_0_CFG 85
  95. #define SM8350_SLAVE_PCIE_1_CFG 86
  96. #define SM8350_SLAVE_PDM 87
  97. #define SM8350_SLAVE_PIMEM_CFG 88
  98. #define SM8350_SLAVE_PKA_WRAPPER_CFG 89
  99. #define SM8350_SLAVE_PMU_WRAPPER_CFG 90
  100. #define SM8350_SLAVE_QDSS_CFG 91
  101. #define SM8350_SLAVE_QSPI_0 92
  102. #define SM8350_SLAVE_QUP_0 93
  103. #define SM8350_SLAVE_QUP_1 94
  104. #define SM8350_SLAVE_QUP_2 95
  105. #define SM8350_SLAVE_SDCC_2 96
  106. #define SM8350_SLAVE_SDCC_4 97
  107. #define SM8350_SLAVE_SECURITY 98
  108. #define SM8350_SLAVE_SPSS_CFG 99
  109. #define SM8350_SLAVE_TCSR 100
  110. #define SM8350_SLAVE_TLMM 101
  111. #define SM8350_SLAVE_UFS_CARD_CFG 102
  112. #define SM8350_SLAVE_UFS_MEM_CFG 103
  113. #define SM8350_SLAVE_USB3_0 104
  114. #define SM8350_SLAVE_USB3_1 105
  115. #define SM8350_SLAVE_VENUS_CFG 106
  116. #define SM8350_SLAVE_VSENSE_CTRL_CFG 107
  117. #define SM8350_SLAVE_A1NOC_CFG 108
  118. #define SM8350_SLAVE_A1NOC_SNOC 109
  119. #define SM8350_SLAVE_A2NOC_CFG 110
  120. #define SM8350_SLAVE_A2NOC_SNOC 111
  121. #define SM8350_SLAVE_DDRSS_CFG 112
  122. #define SM8350_SLAVE_GEM_NOC_CNOC 113
  123. #define SM8350_SLAVE_GEM_NOC_CFG 114
  124. #define SM8350_SLAVE_SNOC_GEM_NOC_GC 115
  125. #define SM8350_SLAVE_SNOC_GEM_NOC_SF 116
  126. #define SM8350_SLAVE_LLCC 117
  127. #define SM8350_SLAVE_MNOC_HF_MEM_NOC 118
  128. #define SM8350_SLAVE_MNOC_SF_MEM_NOC 119
  129. #define SM8350_SLAVE_CNOC_MNOC_CFG 120
  130. #define SM8350_SLAVE_CDSP_MEM_NOC 121
  131. #define SM8350_SLAVE_MEM_NOC_PCIE_SNOC 122
  132. #define SM8350_SLAVE_ANOC_PCIE_GEM_NOC 123
  133. #define SM8350_SLAVE_SNOC_CFG 124
  134. #define SM8350_SLAVE_QUP_CORE_0 125
  135. #define SM8350_SLAVE_QUP_CORE_1 126
  136. #define SM8350_SLAVE_QUP_CORE_2 127
  137. #define SM8350_SLAVE_BOOT_IMEM 128
  138. #define SM8350_SLAVE_IMEM 129
  139. #define SM8350_SLAVE_PIMEM 130
  140. #define SM8350_SLAVE_SERVICE_NSP_NOC 131
  141. #define SM8350_SLAVE_SERVICE_A1NOC 132
  142. #define SM8350_SLAVE_SERVICE_A2NOC 133
  143. #define SM8350_SLAVE_SERVICE_CNOC 134
  144. #define SM8350_SLAVE_SERVICE_GEM_NOC_1 135
  145. #define SM8350_SLAVE_SERVICE_MNOC 136
  146. #define SM8350_SLAVE_SERVICES_LPASS_AML_NOC 137
  147. #define SM8350_SLAVE_SERVICE_LPASS_AG_NOC 138
  148. #define SM8350_SLAVE_SERVICE_GEM_NOC_2 139
  149. #define SM8350_SLAVE_SERVICE_SNOC 140
  150. #define SM8350_SLAVE_SERVICE_GEM_NOC 141
  151. #define SM8350_SLAVE_PCIE_0 142
  152. #define SM8350_SLAVE_PCIE_1 143
  153. #define SM8350_SLAVE_QDSS_STM 144
  154. #define SM8350_SLAVE_TCU 145
  155. #define SM8350_MASTER_LLCC_DISP 146
  156. #define SM8350_MASTER_MNOC_HF_MEM_NOC_DISP 147
  157. #define SM8350_MASTER_MNOC_SF_MEM_NOC_DISP 148
  158. #define SM8350_MASTER_MDP0_DISP 149
  159. #define SM8350_MASTER_MDP1_DISP 150
  160. #define SM8350_MASTER_ROTATOR_DISP 151
  161. #define SM8350_SLAVE_EBI1_DISP 152
  162. #define SM8350_SLAVE_LLCC_DISP 153
  163. #define SM8350_SLAVE_MNOC_HF_MEM_NOC_DISP 154
  164. #define SM8350_SLAVE_MNOC_SF_MEM_NOC_DISP 155
  165. #endif