ad5686.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * This file is part of AD5686 DAC driver
  4. *
  5. * Copyright 2018 Analog Devices Inc.
  6. */
  7. #ifndef __DRIVERS_IIO_DAC_AD5686_H__
  8. #define __DRIVERS_IIO_DAC_AD5686_H__
  9. #include <linux/types.h>
  10. #include <linux/cache.h>
  11. #include <linux/mutex.h>
  12. #include <linux/kernel.h>
  13. #include <linux/iio/iio.h>
  14. #define AD5310_CMD(x) ((x) << 12)
  15. #define AD5683_DATA(x) ((x) << 4)
  16. #define AD5686_ADDR(x) ((x) << 16)
  17. #define AD5686_CMD(x) ((x) << 20)
  18. #define AD5686_ADDR_DAC(chan) (0x1 << (chan))
  19. #define AD5686_ADDR_ALL_DAC 0xF
  20. #define AD5686_CMD_NOOP 0x0
  21. #define AD5686_CMD_WRITE_INPUT_N 0x1
  22. #define AD5686_CMD_UPDATE_DAC_N 0x2
  23. #define AD5686_CMD_WRITE_INPUT_N_UPDATE_N 0x3
  24. #define AD5686_CMD_POWERDOWN_DAC 0x4
  25. #define AD5686_CMD_LDAC_MASK 0x5
  26. #define AD5686_CMD_RESET 0x6
  27. #define AD5686_CMD_INTERNAL_REFER_SETUP 0x7
  28. #define AD5686_CMD_DAISY_CHAIN_ENABLE 0x8
  29. #define AD5686_CMD_READBACK_ENABLE 0x9
  30. #define AD5686_LDAC_PWRDN_NONE 0x0
  31. #define AD5686_LDAC_PWRDN_1K 0x1
  32. #define AD5686_LDAC_PWRDN_100K 0x2
  33. #define AD5686_LDAC_PWRDN_3STATE 0x3
  34. #define AD5686_CMD_CONTROL_REG 0x4
  35. #define AD5686_CMD_READBACK_ENABLE_V2 0x5
  36. #define AD5310_REF_BIT_MSK BIT(8)
  37. #define AD5683_REF_BIT_MSK BIT(12)
  38. #define AD5693_REF_BIT_MSK BIT(12)
  39. /**
  40. * ad5686_supported_device_ids:
  41. */
  42. enum ad5686_supported_device_ids {
  43. ID_AD5310R,
  44. ID_AD5311R,
  45. ID_AD5338R,
  46. ID_AD5671R,
  47. ID_AD5672R,
  48. ID_AD5673R,
  49. ID_AD5674R,
  50. ID_AD5675R,
  51. ID_AD5676,
  52. ID_AD5676R,
  53. ID_AD5677R,
  54. ID_AD5679R,
  55. ID_AD5681R,
  56. ID_AD5682R,
  57. ID_AD5683,
  58. ID_AD5683R,
  59. ID_AD5684,
  60. ID_AD5684R,
  61. ID_AD5685R,
  62. ID_AD5686,
  63. ID_AD5686R,
  64. ID_AD5691R,
  65. ID_AD5692R,
  66. ID_AD5693,
  67. ID_AD5693R,
  68. ID_AD5694,
  69. ID_AD5694R,
  70. ID_AD5695R,
  71. ID_AD5696,
  72. ID_AD5696R,
  73. };
  74. enum ad5686_regmap_type {
  75. AD5310_REGMAP,
  76. AD5683_REGMAP,
  77. AD5686_REGMAP,
  78. AD5693_REGMAP
  79. };
  80. struct ad5686_state;
  81. typedef int (*ad5686_write_func)(struct ad5686_state *st,
  82. u8 cmd, u8 addr, u16 val);
  83. typedef int (*ad5686_read_func)(struct ad5686_state *st, u8 addr);
  84. /**
  85. * struct ad5686_chip_info - chip specific information
  86. * @int_vref_mv: AD5620/40/60: the internal reference voltage
  87. * @num_channels: number of channels
  88. * @channel: channel specification
  89. * @regmap_type: register map layout variant
  90. */
  91. struct ad5686_chip_info {
  92. u16 int_vref_mv;
  93. unsigned int num_channels;
  94. const struct iio_chan_spec *channels;
  95. enum ad5686_regmap_type regmap_type;
  96. };
  97. /**
  98. * struct ad5446_state - driver instance specific data
  99. * @spi: spi_device
  100. * @chip_info: chip model specific constants, available modes etc
  101. * @reg: supply regulator
  102. * @vref_mv: actual reference voltage used
  103. * @pwr_down_mask: power down mask
  104. * @pwr_down_mode: current power down mode
  105. * @use_internal_vref: set to true if the internal reference voltage is used
  106. * @lock lock to protect the data buffer during regmap ops
  107. * @data: spi transfer buffers
  108. */
  109. struct ad5686_state {
  110. struct device *dev;
  111. const struct ad5686_chip_info *chip_info;
  112. struct regulator *reg;
  113. unsigned short vref_mv;
  114. unsigned int pwr_down_mask;
  115. unsigned int pwr_down_mode;
  116. ad5686_write_func write;
  117. ad5686_read_func read;
  118. bool use_internal_vref;
  119. struct mutex lock;
  120. /*
  121. * DMA (thus cache coherency maintenance) may require the
  122. * transfer buffers to live in their own cache lines.
  123. */
  124. union {
  125. __be32 d32;
  126. __be16 d16;
  127. u8 d8[4];
  128. } data[3] __aligned(IIO_DMA_MINALIGN);
  129. };
  130. int ad5686_probe(struct device *dev,
  131. enum ad5686_supported_device_ids chip_type,
  132. const char *name, ad5686_write_func write,
  133. ad5686_read_func read);
  134. void ad5686_remove(struct device *dev);
  135. #endif /* __DRIVERS_IIO_DAC_AD5686_H__ */