gpio-imx-scu.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright 2021~2022 NXP
  4. *
  5. * The driver exports a standard gpiochip interface
  6. * to control the PIN resources on SCU domain.
  7. */
  8. #include <linux/module.h>
  9. #include <linux/gpio/driver.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/firmware/imx/svc/rm.h>
  12. #include <dt-bindings/firmware/imx/rsrc.h>
  13. struct scu_gpio_priv {
  14. struct gpio_chip chip;
  15. struct mutex lock;
  16. struct device *dev;
  17. struct imx_sc_ipc *handle;
  18. };
  19. static unsigned int scu_rsrc_arr[] = {
  20. IMX_SC_R_BOARD_R0,
  21. IMX_SC_R_BOARD_R1,
  22. IMX_SC_R_BOARD_R2,
  23. IMX_SC_R_BOARD_R3,
  24. IMX_SC_R_BOARD_R4,
  25. IMX_SC_R_BOARD_R5,
  26. IMX_SC_R_BOARD_R6,
  27. IMX_SC_R_BOARD_R7,
  28. };
  29. static int imx_scu_gpio_get(struct gpio_chip *chip, unsigned int offset)
  30. {
  31. struct scu_gpio_priv *priv = gpiochip_get_data(chip);
  32. int level;
  33. int err;
  34. if (offset >= chip->ngpio)
  35. return -EINVAL;
  36. mutex_lock(&priv->lock);
  37. /* to read PIN state via scu api */
  38. err = imx_sc_misc_get_control(priv->handle,
  39. scu_rsrc_arr[offset], 0, &level);
  40. mutex_unlock(&priv->lock);
  41. if (err) {
  42. dev_err(priv->dev, "SCU get failed: %d\n", err);
  43. return err;
  44. }
  45. return level;
  46. }
  47. static void imx_scu_gpio_set(struct gpio_chip *chip, unsigned int offset, int value)
  48. {
  49. struct scu_gpio_priv *priv = gpiochip_get_data(chip);
  50. int err;
  51. if (offset >= chip->ngpio)
  52. return;
  53. mutex_lock(&priv->lock);
  54. /* to set PIN output level via scu api */
  55. err = imx_sc_misc_set_control(priv->handle,
  56. scu_rsrc_arr[offset], 0, value);
  57. mutex_unlock(&priv->lock);
  58. if (err)
  59. dev_err(priv->dev, "SCU set (%d) failed: %d\n",
  60. scu_rsrc_arr[offset], err);
  61. }
  62. static int imx_scu_gpio_get_direction(struct gpio_chip *chip, unsigned int offset)
  63. {
  64. if (offset >= chip->ngpio)
  65. return -EINVAL;
  66. return GPIO_LINE_DIRECTION_OUT;
  67. }
  68. static int imx_scu_gpio_probe(struct platform_device *pdev)
  69. {
  70. struct device *dev = &pdev->dev;
  71. struct scu_gpio_priv *priv;
  72. struct gpio_chip *gc;
  73. int ret;
  74. priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
  75. if (!priv)
  76. return -ENOMEM;
  77. ret = imx_scu_get_handle(&priv->handle);
  78. if (ret)
  79. return ret;
  80. priv->dev = dev;
  81. mutex_init(&priv->lock);
  82. gc = &priv->chip;
  83. gc->base = -1;
  84. gc->parent = dev;
  85. gc->ngpio = sizeof(scu_rsrc_arr)/sizeof(unsigned int);
  86. gc->label = dev_name(dev);
  87. gc->get = imx_scu_gpio_get;
  88. gc->set = imx_scu_gpio_set;
  89. gc->get_direction = imx_scu_gpio_get_direction;
  90. platform_set_drvdata(pdev, priv);
  91. return devm_gpiochip_add_data(dev, gc, priv);
  92. }
  93. static const struct of_device_id imx_scu_gpio_dt_ids[] = {
  94. { .compatible = "fsl,imx8qxp-sc-gpio" },
  95. { /* sentinel */ }
  96. };
  97. static struct platform_driver imx_scu_gpio_driver = {
  98. .driver = {
  99. .name = "gpio-imx-scu",
  100. .of_match_table = imx_scu_gpio_dt_ids,
  101. },
  102. .probe = imx_scu_gpio_probe,
  103. };
  104. static int __init _imx_scu_gpio_init(void)
  105. {
  106. return platform_driver_register(&imx_scu_gpio_driver);
  107. }
  108. subsys_initcall_sync(_imx_scu_gpio_init);
  109. MODULE_AUTHOR("Shenwei Wang <[email protected]>");
  110. MODULE_DESCRIPTION("NXP GPIO over IMX SCU API");
  111. MODULE_LICENSE("GPL");