rockchip-dfi.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd
  4. * Author: Lin Huang <[email protected]>
  5. */
  6. #include <linux/clk.h>
  7. #include <linux/devfreq-event.h>
  8. #include <linux/kernel.h>
  9. #include <linux/err.h>
  10. #include <linux/init.h>
  11. #include <linux/io.h>
  12. #include <linux/mfd/syscon.h>
  13. #include <linux/module.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/regmap.h>
  16. #include <linux/slab.h>
  17. #include <linux/list.h>
  18. #include <linux/of.h>
  19. #include <soc/rockchip/rk3399_grf.h>
  20. #define RK3399_DMC_NUM_CH 2
  21. /* DDRMON_CTRL */
  22. #define DDRMON_CTRL 0x04
  23. #define CLR_DDRMON_CTRL (0x1f0000 << 0)
  24. #define LPDDR4_EN (0x10001 << 4)
  25. #define HARDWARE_EN (0x10001 << 3)
  26. #define LPDDR3_EN (0x10001 << 2)
  27. #define SOFTWARE_EN (0x10001 << 1)
  28. #define SOFTWARE_DIS (0x10000 << 1)
  29. #define TIME_CNT_EN (0x10001 << 0)
  30. #define DDRMON_CH0_COUNT_NUM 0x28
  31. #define DDRMON_CH0_DFI_ACCESS_NUM 0x2c
  32. #define DDRMON_CH1_COUNT_NUM 0x3c
  33. #define DDRMON_CH1_DFI_ACCESS_NUM 0x40
  34. struct dmc_usage {
  35. u32 access;
  36. u32 total;
  37. };
  38. /*
  39. * The dfi controller can monitor DDR load. It has an upper and lower threshold
  40. * for the operating points. Whenever the usage leaves these bounds an event is
  41. * generated to indicate the DDR frequency should be changed.
  42. */
  43. struct rockchip_dfi {
  44. struct devfreq_event_dev *edev;
  45. struct devfreq_event_desc *desc;
  46. struct dmc_usage ch_usage[RK3399_DMC_NUM_CH];
  47. struct device *dev;
  48. void __iomem *regs;
  49. struct regmap *regmap_pmu;
  50. struct clk *clk;
  51. };
  52. static void rockchip_dfi_start_hardware_counter(struct devfreq_event_dev *edev)
  53. {
  54. struct rockchip_dfi *info = devfreq_event_get_drvdata(edev);
  55. void __iomem *dfi_regs = info->regs;
  56. u32 val;
  57. u32 ddr_type;
  58. /* get ddr type */
  59. regmap_read(info->regmap_pmu, RK3399_PMUGRF_OS_REG2, &val);
  60. ddr_type = (val >> RK3399_PMUGRF_DDRTYPE_SHIFT) &
  61. RK3399_PMUGRF_DDRTYPE_MASK;
  62. /* clear DDRMON_CTRL setting */
  63. writel_relaxed(CLR_DDRMON_CTRL, dfi_regs + DDRMON_CTRL);
  64. /* set ddr type to dfi */
  65. if (ddr_type == RK3399_PMUGRF_DDRTYPE_LPDDR3)
  66. writel_relaxed(LPDDR3_EN, dfi_regs + DDRMON_CTRL);
  67. else if (ddr_type == RK3399_PMUGRF_DDRTYPE_LPDDR4)
  68. writel_relaxed(LPDDR4_EN, dfi_regs + DDRMON_CTRL);
  69. /* enable count, use software mode */
  70. writel_relaxed(SOFTWARE_EN, dfi_regs + DDRMON_CTRL);
  71. }
  72. static void rockchip_dfi_stop_hardware_counter(struct devfreq_event_dev *edev)
  73. {
  74. struct rockchip_dfi *info = devfreq_event_get_drvdata(edev);
  75. void __iomem *dfi_regs = info->regs;
  76. writel_relaxed(SOFTWARE_DIS, dfi_regs + DDRMON_CTRL);
  77. }
  78. static int rockchip_dfi_get_busier_ch(struct devfreq_event_dev *edev)
  79. {
  80. struct rockchip_dfi *info = devfreq_event_get_drvdata(edev);
  81. u32 tmp, max = 0;
  82. u32 i, busier_ch = 0;
  83. void __iomem *dfi_regs = info->regs;
  84. rockchip_dfi_stop_hardware_counter(edev);
  85. /* Find out which channel is busier */
  86. for (i = 0; i < RK3399_DMC_NUM_CH; i++) {
  87. info->ch_usage[i].access = readl_relaxed(dfi_regs +
  88. DDRMON_CH0_DFI_ACCESS_NUM + i * 20) * 4;
  89. info->ch_usage[i].total = readl_relaxed(dfi_regs +
  90. DDRMON_CH0_COUNT_NUM + i * 20);
  91. tmp = info->ch_usage[i].access;
  92. if (tmp > max) {
  93. busier_ch = i;
  94. max = tmp;
  95. }
  96. }
  97. rockchip_dfi_start_hardware_counter(edev);
  98. return busier_ch;
  99. }
  100. static int rockchip_dfi_disable(struct devfreq_event_dev *edev)
  101. {
  102. struct rockchip_dfi *info = devfreq_event_get_drvdata(edev);
  103. rockchip_dfi_stop_hardware_counter(edev);
  104. clk_disable_unprepare(info->clk);
  105. return 0;
  106. }
  107. static int rockchip_dfi_enable(struct devfreq_event_dev *edev)
  108. {
  109. struct rockchip_dfi *info = devfreq_event_get_drvdata(edev);
  110. int ret;
  111. ret = clk_prepare_enable(info->clk);
  112. if (ret) {
  113. dev_err(&edev->dev, "failed to enable dfi clk: %d\n", ret);
  114. return ret;
  115. }
  116. rockchip_dfi_start_hardware_counter(edev);
  117. return 0;
  118. }
  119. static int rockchip_dfi_set_event(struct devfreq_event_dev *edev)
  120. {
  121. return 0;
  122. }
  123. static int rockchip_dfi_get_event(struct devfreq_event_dev *edev,
  124. struct devfreq_event_data *edata)
  125. {
  126. struct rockchip_dfi *info = devfreq_event_get_drvdata(edev);
  127. int busier_ch;
  128. busier_ch = rockchip_dfi_get_busier_ch(edev);
  129. edata->load_count = info->ch_usage[busier_ch].access;
  130. edata->total_count = info->ch_usage[busier_ch].total;
  131. return 0;
  132. }
  133. static const struct devfreq_event_ops rockchip_dfi_ops = {
  134. .disable = rockchip_dfi_disable,
  135. .enable = rockchip_dfi_enable,
  136. .get_event = rockchip_dfi_get_event,
  137. .set_event = rockchip_dfi_set_event,
  138. };
  139. static const struct of_device_id rockchip_dfi_id_match[] = {
  140. { .compatible = "rockchip,rk3399-dfi" },
  141. { },
  142. };
  143. MODULE_DEVICE_TABLE(of, rockchip_dfi_id_match);
  144. static int rockchip_dfi_probe(struct platform_device *pdev)
  145. {
  146. struct device *dev = &pdev->dev;
  147. struct rockchip_dfi *data;
  148. struct devfreq_event_desc *desc;
  149. struct device_node *np = pdev->dev.of_node, *node;
  150. data = devm_kzalloc(dev, sizeof(struct rockchip_dfi), GFP_KERNEL);
  151. if (!data)
  152. return -ENOMEM;
  153. data->regs = devm_platform_ioremap_resource(pdev, 0);
  154. if (IS_ERR(data->regs))
  155. return PTR_ERR(data->regs);
  156. data->clk = devm_clk_get(dev, "pclk_ddr_mon");
  157. if (IS_ERR(data->clk))
  158. return dev_err_probe(dev, PTR_ERR(data->clk),
  159. "Cannot get the clk pclk_ddr_mon\n");
  160. node = of_parse_phandle(np, "rockchip,pmu", 0);
  161. if (!node)
  162. return dev_err_probe(&pdev->dev, -ENODEV, "Can't find pmu_grf registers\n");
  163. data->regmap_pmu = syscon_node_to_regmap(node);
  164. of_node_put(node);
  165. if (IS_ERR(data->regmap_pmu))
  166. return PTR_ERR(data->regmap_pmu);
  167. data->dev = dev;
  168. desc = devm_kzalloc(dev, sizeof(*desc), GFP_KERNEL);
  169. if (!desc)
  170. return -ENOMEM;
  171. desc->ops = &rockchip_dfi_ops;
  172. desc->driver_data = data;
  173. desc->name = np->name;
  174. data->desc = desc;
  175. data->edev = devm_devfreq_event_add_edev(&pdev->dev, desc);
  176. if (IS_ERR(data->edev)) {
  177. dev_err(&pdev->dev,
  178. "failed to add devfreq-event device\n");
  179. return PTR_ERR(data->edev);
  180. }
  181. platform_set_drvdata(pdev, data);
  182. return 0;
  183. }
  184. static struct platform_driver rockchip_dfi_driver = {
  185. .probe = rockchip_dfi_probe,
  186. .driver = {
  187. .name = "rockchip-dfi",
  188. .of_match_table = rockchip_dfi_id_match,
  189. },
  190. };
  191. module_platform_driver(rockchip_dfi_driver);
  192. MODULE_LICENSE("GPL v2");
  193. MODULE_AUTHOR("Lin Huang <[email protected]>");
  194. MODULE_DESCRIPTION("Rockchip DFI driver");