clk-mt8365-cam.c 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2022 MediaTek Inc.
  4. */
  5. #include <dt-bindings/clock/mediatek,mt8365-clk.h>
  6. #include <linux/clk-provider.h>
  7. #include <linux/platform_device.h>
  8. #include "clk-gate.h"
  9. #include "clk-mtk.h"
  10. static const struct mtk_gate_regs cam_cg_regs = {
  11. .set_ofs = 0x4,
  12. .clr_ofs = 0x8,
  13. .sta_ofs = 0x0,
  14. };
  15. #define GATE_CAM(_id, _name, _parent, _shift) \
  16. GATE_MTK(_id, _name, _parent, &cam_cg_regs, _shift, \
  17. &mtk_clk_gate_ops_setclr)
  18. static const struct mtk_gate cam_clks[] = {
  19. GATE_CAM(CLK_CAM_LARB2, "cam_larb2", "mm_sel", 0),
  20. GATE_CAM(CLK_CAM, "cam", "mm_sel", 6),
  21. GATE_CAM(CLK_CAMTG, "camtg", "mm_sel", 7),
  22. GATE_CAM(CLK_CAM_SENIF, "cam_senif", "mm_sel", 8),
  23. GATE_CAM(CLK_CAMSV0, "camsv0", "mm_sel", 9),
  24. GATE_CAM(CLK_CAMSV1, "camsv1", "mm_sel", 10),
  25. GATE_CAM(CLK_CAM_FDVT, "cam_fdvt", "mm_sel", 11),
  26. GATE_CAM(CLK_CAM_WPE, "cam_wpe", "mm_sel", 12),
  27. };
  28. static const struct mtk_clk_desc cam_desc = {
  29. .clks = cam_clks,
  30. .num_clks = ARRAY_SIZE(cam_clks),
  31. };
  32. static const struct of_device_id of_match_clk_mt8365_cam[] = {
  33. {
  34. .compatible = "mediatek,mt8365-imgsys",
  35. .data = &cam_desc,
  36. }, {
  37. /* sentinel */
  38. }
  39. };
  40. static struct platform_driver clk_mt8365_cam_drv = {
  41. .probe = mtk_clk_simple_probe,
  42. .remove = mtk_clk_simple_remove,
  43. .driver = {
  44. .name = "clk-mt8365-cam",
  45. .of_match_table = of_match_clk_mt8365_cam,
  46. },
  47. };
  48. builtin_platform_driver(clk_mt8365_cam_drv);
  49. MODULE_LICENSE("GPL");