clk-mt8195-ccu.c 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. //
  3. // Copyright (c) 2021 MediaTek Inc.
  4. // Author: Chun-Jie Chen <[email protected]>
  5. #include "clk-gate.h"
  6. #include "clk-mtk.h"
  7. #include <dt-bindings/clock/mt8195-clk.h>
  8. #include <linux/clk-provider.h>
  9. #include <linux/platform_device.h>
  10. static const struct mtk_gate_regs ccu_cg_regs = {
  11. .set_ofs = 0x4,
  12. .clr_ofs = 0x8,
  13. .sta_ofs = 0x0,
  14. };
  15. #define GATE_CCU(_id, _name, _parent, _shift) \
  16. GATE_MTK(_id, _name, _parent, &ccu_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
  17. static const struct mtk_gate ccu_clks[] = {
  18. GATE_CCU(CLK_CCU_LARB18, "ccu_larb18", "top_ccu", 0),
  19. GATE_CCU(CLK_CCU_AHB, "ccu_ahb", "top_ccu", 1),
  20. GATE_CCU(CLK_CCU_CCU0, "ccu_ccu0", "top_ccu", 2),
  21. GATE_CCU(CLK_CCU_CCU1, "ccu_ccu1", "top_ccu", 3),
  22. };
  23. static const struct mtk_clk_desc ccu_desc = {
  24. .clks = ccu_clks,
  25. .num_clks = ARRAY_SIZE(ccu_clks),
  26. };
  27. static const struct of_device_id of_match_clk_mt8195_ccu[] = {
  28. {
  29. .compatible = "mediatek,mt8195-ccusys",
  30. .data = &ccu_desc,
  31. }, {
  32. /* sentinel */
  33. }
  34. };
  35. static struct platform_driver clk_mt8195_ccu_drv = {
  36. .probe = mtk_clk_simple_probe,
  37. .remove = mtk_clk_simple_remove,
  38. .driver = {
  39. .name = "clk-mt8195-ccu",
  40. .of_match_table = of_match_clk_mt8195_ccu,
  41. },
  42. };
  43. builtin_platform_driver(clk_mt8195_ccu_drv);