clk-mt8183-ipu_adl.c 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. // SPDX-License-Identifier: GPL-2.0
  2. //
  3. // Copyright (c) 2018 MediaTek Inc.
  4. // Author: Weiyi Lu <[email protected]>
  5. #include <linux/clk-provider.h>
  6. #include <linux/platform_device.h>
  7. #include "clk-mtk.h"
  8. #include "clk-gate.h"
  9. #include <dt-bindings/clock/mt8183-clk.h>
  10. static const struct mtk_gate_regs ipu_adl_cg_regs = {
  11. .set_ofs = 0x204,
  12. .clr_ofs = 0x204,
  13. .sta_ofs = 0x204,
  14. };
  15. #define GATE_IPU_ADL_I(_id, _name, _parent, _shift) \
  16. GATE_MTK(_id, _name, _parent, &ipu_adl_cg_regs, _shift, \
  17. &mtk_clk_gate_ops_no_setclr_inv)
  18. static const struct mtk_gate ipu_adl_clks[] = {
  19. GATE_IPU_ADL_I(CLK_IPU_ADL_CABGEN, "ipu_adl_cabgen", "dsp_sel", 24),
  20. };
  21. static const struct mtk_clk_desc ipu_adl_desc = {
  22. .clks = ipu_adl_clks,
  23. .num_clks = ARRAY_SIZE(ipu_adl_clks),
  24. };
  25. static const struct of_device_id of_match_clk_mt8183_ipu_adl[] = {
  26. {
  27. .compatible = "mediatek,mt8183-ipu_adl",
  28. .data = &ipu_adl_desc,
  29. }, {
  30. /* sentinel */
  31. }
  32. };
  33. static struct platform_driver clk_mt8183_ipu_adl_drv = {
  34. .probe = mtk_clk_simple_probe,
  35. .remove = mtk_clk_simple_remove,
  36. .driver = {
  37. .name = "clk-mt8183-ipu_adl",
  38. .of_match_table = of_match_clk_mt8183_ipu_adl,
  39. },
  40. };
  41. builtin_platform_driver(clk_mt8183_ipu_adl_drv);