clk-mt8167-img.c 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (c) 2020 MediaTek Inc.
  4. * Copyright (c) 2020 BayLibre, SAS
  5. * Author: James Liao <[email protected]>
  6. * Fabien Parent <[email protected]>
  7. */
  8. #include <linux/clk-provider.h>
  9. #include <linux/of.h>
  10. #include <linux/of_address.h>
  11. #include <linux/of_device.h>
  12. #include <linux/platform_device.h>
  13. #include "clk-mtk.h"
  14. #include "clk-gate.h"
  15. #include <dt-bindings/clock/mt8167-clk.h>
  16. static const struct mtk_gate_regs img_cg_regs = {
  17. .set_ofs = 0x4,
  18. .clr_ofs = 0x8,
  19. .sta_ofs = 0x0,
  20. };
  21. #define GATE_IMG(_id, _name, _parent, _shift) \
  22. GATE_MTK(_id, _name, _parent, &img_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
  23. static const struct mtk_gate img_clks[] __initconst = {
  24. GATE_IMG(CLK_IMG_LARB1_SMI, "img_larb1_smi", "smi_mm", 0),
  25. GATE_IMG(CLK_IMG_CAM_SMI, "img_cam_smi", "smi_mm", 5),
  26. GATE_IMG(CLK_IMG_CAM_CAM, "img_cam_cam", "smi_mm", 6),
  27. GATE_IMG(CLK_IMG_SEN_TG, "img_sen_tg", "cam_mm", 7),
  28. GATE_IMG(CLK_IMG_SEN_CAM, "img_sen_cam", "smi_mm", 8),
  29. GATE_IMG(CLK_IMG_VENC, "img_venc", "smi_mm", 9),
  30. };
  31. static void __init mtk_imgsys_init(struct device_node *node)
  32. {
  33. struct clk_hw_onecell_data *clk_data;
  34. int r;
  35. clk_data = mtk_alloc_clk_data(CLK_IMG_NR_CLK);
  36. mtk_clk_register_gates(node, img_clks, ARRAY_SIZE(img_clks), clk_data);
  37. r = of_clk_add_hw_provider(node, of_clk_hw_onecell_get, clk_data);
  38. if (r)
  39. pr_err("%s(): could not register clock provider: %d\n",
  40. __func__, r);
  41. }
  42. CLK_OF_DECLARE(mtk_imgsys, "mediatek,mt8167-imgsys", mtk_imgsys_init);