tas2770.h 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /* SPDX-License-Identifier: GPL-2.0
  2. *
  3. * ALSA SoC TAS2770 codec driver
  4. *
  5. * Copyright (C) 2016-2017 Texas Instruments Incorporated - https://www.ti.com/
  6. */
  7. #ifndef __TAS2770__
  8. #define __TAS2770__
  9. /* Book Control Register (available in page0 of each book) */
  10. #define TAS2770_BOOKCTL_PAGE 0
  11. #define TAS2770_BOOKCTL_REG 127
  12. #define TAS2770_REG(page, reg) ((page * 128) + reg)
  13. /* Page */
  14. #define TAS2770_PAGE TAS2770_REG(0X0, 0x00)
  15. #define TAS2770_PAGE_PAGE_MASK 255
  16. /* Software Reset */
  17. #define TAS2770_SW_RST TAS2770_REG(0X0, 0x01)
  18. #define TAS2770_RST BIT(0)
  19. /* Power Control */
  20. #define TAS2770_PWR_CTRL TAS2770_REG(0X0, 0x02)
  21. #define TAS2770_PWR_CTRL_MASK GENMASK(1, 0)
  22. #define TAS2770_PWR_CTRL_ACTIVE 0x0
  23. #define TAS2770_PWR_CTRL_MUTE BIT(0)
  24. #define TAS2770_PWR_CTRL_SHUTDOWN 0x2
  25. /* Playback Configuration Reg0 */
  26. #define TAS2770_PLAY_CFG_REG0 TAS2770_REG(0X0, 0x03)
  27. /* Playback Configuration Reg1 */
  28. #define TAS2770_PLAY_CFG_REG1 TAS2770_REG(0X0, 0x04)
  29. /* Playback Configuration Reg2 */
  30. #define TAS2770_PLAY_CFG_REG2 TAS2770_REG(0X0, 0x05)
  31. #define TAS2770_PLAY_CFG_REG2_VMAX 0xc9
  32. /* Misc Configuration Reg0 */
  33. #define TAS2770_MSC_CFG_REG0 TAS2770_REG(0X0, 0x07)
  34. /* TDM Configuration Reg0 */
  35. #define TAS2770_TDM_CFG_REG0 TAS2770_REG(0X0, 0x0A)
  36. #define TAS2770_TDM_CFG_REG0_SMP_MASK BIT(5)
  37. #define TAS2770_TDM_CFG_REG0_SMP_48KHZ 0x0
  38. #define TAS2770_TDM_CFG_REG0_SMP_44_1KHZ BIT(5)
  39. #define TAS2770_TDM_CFG_REG0_31_MASK GENMASK(3, 1)
  40. #define TAS2770_TDM_CFG_REG0_31_44_1_48KHZ 0x6
  41. #define TAS2770_TDM_CFG_REG0_31_88_2_96KHZ 0x8
  42. #define TAS2770_TDM_CFG_REG0_31_176_4_192KHZ 0xa
  43. #define TAS2770_TDM_CFG_REG0_FPOL_MASK BIT(0)
  44. #define TAS2770_TDM_CFG_REG0_FPOL_RSING 0
  45. #define TAS2770_TDM_CFG_REG0_FPOL_FALING 1
  46. /* TDM Configuration Reg1 */
  47. #define TAS2770_TDM_CFG_REG1 TAS2770_REG(0X0, 0x0B)
  48. #define TAS2770_TDM_CFG_REG1_MASK GENMASK(5, 1)
  49. #define TAS2770_TDM_CFG_REG1_51_SHIFT 1
  50. #define TAS2770_TDM_CFG_REG1_RX_MASK BIT(0)
  51. #define TAS2770_TDM_CFG_REG1_RX_RSING 0x0
  52. #define TAS2770_TDM_CFG_REG1_RX_FALING BIT(0)
  53. /* TDM Configuration Reg2 */
  54. #define TAS2770_TDM_CFG_REG2 TAS2770_REG(0X0, 0x0C)
  55. #define TAS2770_TDM_CFG_REG2_RXW_MASK GENMASK(3, 2)
  56. #define TAS2770_TDM_CFG_REG2_RXW_16BITS 0x0
  57. #define TAS2770_TDM_CFG_REG2_RXW_24BITS 0x8
  58. #define TAS2770_TDM_CFG_REG2_RXW_32BITS 0xc
  59. #define TAS2770_TDM_CFG_REG2_RXS_MASK GENMASK(1, 0)
  60. #define TAS2770_TDM_CFG_REG2_RXS_16BITS 0x0
  61. #define TAS2770_TDM_CFG_REG2_RXS_24BITS BIT(0)
  62. #define TAS2770_TDM_CFG_REG2_RXS_32BITS 0x2
  63. /* TDM Configuration Reg3 */
  64. #define TAS2770_TDM_CFG_REG3 TAS2770_REG(0X0, 0x0D)
  65. #define TAS2770_TDM_CFG_REG3_RXS_MASK GENMASK(7, 4)
  66. #define TAS2770_TDM_CFG_REG3_RXS_SHIFT 0x4
  67. #define TAS2770_TDM_CFG_REG3_30_MASK GENMASK(3, 0)
  68. #define TAS2770_TDM_CFG_REG3_30_SHIFT 0
  69. /* TDM Configuration Reg5 */
  70. #define TAS2770_TDM_CFG_REG5 TAS2770_REG(0X0, 0x0F)
  71. #define TAS2770_TDM_CFG_REG5_VSNS_MASK BIT(6)
  72. #define TAS2770_TDM_CFG_REG5_VSNS_ENABLE BIT(6)
  73. #define TAS2770_TDM_CFG_REG5_50_MASK GENMASK(5, 0)
  74. /* TDM Configuration Reg6 */
  75. #define TAS2770_TDM_CFG_REG6 TAS2770_REG(0X0, 0x10)
  76. #define TAS2770_TDM_CFG_REG6_ISNS_MASK BIT(6)
  77. #define TAS2770_TDM_CFG_REG6_ISNS_ENABLE BIT(6)
  78. #define TAS2770_TDM_CFG_REG6_50_MASK GENMASK(5, 0)
  79. /* Brown Out Prevention Reg0 */
  80. #define TAS2770_BO_PRV_REG0 TAS2770_REG(0X0, 0x1B)
  81. /* Interrupt MASK Reg0 */
  82. #define TAS2770_INT_MASK_REG0 TAS2770_REG(0X0, 0x20)
  83. #define TAS2770_INT_REG0_DEFAULT 0xfc
  84. #define TAS2770_INT_MASK_REG0_DISABLE 0xff
  85. /* Interrupt MASK Reg1 */
  86. #define TAS2770_INT_MASK_REG1 TAS2770_REG(0X0, 0x21)
  87. #define TAS2770_INT_REG1_DEFAULT 0xb1
  88. #define TAS2770_INT_MASK_REG1_DISABLE 0xff
  89. /* Live-Interrupt Reg0 */
  90. #define TAS2770_LVE_INT_REG0 TAS2770_REG(0X0, 0x22)
  91. /* Live-Interrupt Reg1 */
  92. #define TAS2770_LVE_INT_REG1 TAS2770_REG(0X0, 0x23)
  93. /* Latched-Interrupt Reg0 */
  94. #define TAS2770_LAT_INT_REG0 TAS2770_REG(0X0, 0x24)
  95. #define TAS2770_LAT_INT_REG0_OCE_FLG BIT(1)
  96. #define TAS2770_LAT_INT_REG0_OTE_FLG BIT(0)
  97. /* Latched-Interrupt Reg1 */
  98. #define TAS2770_LAT_INT_REG1 TAS2770_REG(0X0, 0x25)
  99. #define TAS2770_LAT_INT_REG1_VBA_TOV BIT(3)
  100. #define TAS2770_LAT_INT_REG1_VBA_TUV BIT(2)
  101. #define TAS2770_LAT_INT_REG1_BOUT_FLG BIT(1)
  102. /* VBAT MSB */
  103. #define TAS2770_VBAT_MSB TAS2770_REG(0X0, 0x27)
  104. /* VBAT LSB */
  105. #define TAS2770_VBAT_LSB TAS2770_REG(0X0, 0x28)
  106. /* TEMP MSB */
  107. #define TAS2770_TEMP_MSB TAS2770_REG(0X0, 0x29)
  108. /* TEMP LSB */
  109. #define TAS2770_TEMP_LSB TAS2770_REG(0X0, 0x2A)
  110. /* Interrupt Configuration */
  111. #define TAS2770_INT_CFG TAS2770_REG(0X0, 0x30)
  112. /* Misc IRQ */
  113. #define TAS2770_MISC_IRQ TAS2770_REG(0X0, 0x32)
  114. /* Clock Configuration */
  115. #define TAS2770_CLK_CGF TAS2770_REG(0X0, 0x3C)
  116. /* TDM Clock detection monitor */
  117. #define TAS2770_TDM_CLK_DETC TAS2770_REG(0X0, 0x77)
  118. /* Revision and PG ID */
  119. #define TAS2770_REV_AND_GPID TAS2770_REG(0X0, 0x7D)
  120. #define TAS2770_POWER_ACTIVE 0
  121. #define TAS2770_POWER_MUTE BIT(0)
  122. #define TAS2770_POWER_SHUTDOWN BIT(1)
  123. #define ERROR_OVER_CURRENT BIT(0)
  124. #define ERROR_DIE_OVERTEMP BIT(1)
  125. #define ERROR_OVER_VOLTAGE BIT(2)
  126. #define ERROR_UNDER_VOLTAGE BIT(3)
  127. #define ERROR_BROWNOUT BIT(4)
  128. #define ERROR_CLASSD_PWR BIT(5)
  129. struct tas2770_priv {
  130. struct snd_soc_component *component;
  131. struct gpio_desc *reset_gpio;
  132. struct gpio_desc *sdz_gpio;
  133. struct regmap *regmap;
  134. struct device *dev;
  135. int v_sense_slot;
  136. int i_sense_slot;
  137. bool dac_powered;
  138. bool unmuted;
  139. };
  140. #endif /* __TAS2770__ */