rt711-sdca-sdw.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. //
  3. // rt711-sdw-sdca.c -- rt711 SDCA ALSA SoC audio driver
  4. //
  5. // Copyright(c) 2021 Realtek Semiconductor Corp.
  6. //
  7. //
  8. #include <linux/delay.h>
  9. #include <linux/device.h>
  10. #include <linux/mod_devicetable.h>
  11. #include <linux/soundwire/sdw_registers.h>
  12. #include <linux/module.h>
  13. #include <linux/pm_runtime.h>
  14. #include "rt711-sdca.h"
  15. #include "rt711-sdca-sdw.h"
  16. static bool rt711_sdca_readable_register(struct device *dev, unsigned int reg)
  17. {
  18. switch (reg) {
  19. case 0x201a ... 0x2027:
  20. case 0x2029 ... 0x202a:
  21. case 0x202d ... 0x2034:
  22. case 0x2200 ... 0x2204:
  23. case 0x2206 ... 0x2212:
  24. case 0x2220 ... 0x2223:
  25. case 0x2230 ... 0x2239:
  26. case 0x2f01 ... 0x2f0f:
  27. case 0x2f30 ... 0x2f36:
  28. case 0x2f50 ... 0x2f5a:
  29. case 0x2f60:
  30. case 0x3200 ... 0x3212:
  31. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_GE49, RT711_SDCA_CTL_SELECTED_MODE, 0):
  32. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_GE49, RT711_SDCA_CTL_DETECTED_MODE, 0):
  33. case SDW_SDCA_CTL(FUNC_NUM_HID, RT711_SDCA_ENT_HID01, RT711_SDCA_CTL_HIDTX_CURRENT_OWNER, 0) ...
  34. SDW_SDCA_CTL(FUNC_NUM_HID, RT711_SDCA_ENT_HID01, RT711_SDCA_CTL_HIDTX_MESSAGE_LENGTH, 0):
  35. case RT711_BUF_ADDR_HID1 ... RT711_BUF_ADDR_HID2:
  36. return true;
  37. default:
  38. return false;
  39. }
  40. }
  41. static bool rt711_sdca_volatile_register(struct device *dev, unsigned int reg)
  42. {
  43. switch (reg) {
  44. case 0x201b:
  45. case 0x201c:
  46. case 0x201d:
  47. case 0x201f:
  48. case 0x2021:
  49. case 0x2023:
  50. case 0x2230:
  51. case 0x202d ... 0x202f: /* BRA */
  52. case 0x2200 ... 0x2212: /* i2c debug */
  53. case RT711_RC_CAL_STATUS:
  54. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_GE49, RT711_SDCA_CTL_DETECTED_MODE, 0):
  55. case SDW_SDCA_CTL(FUNC_NUM_HID, RT711_SDCA_ENT_HID01, RT711_SDCA_CTL_HIDTX_CURRENT_OWNER, 0) ...
  56. SDW_SDCA_CTL(FUNC_NUM_HID, RT711_SDCA_ENT_HID01, RT711_SDCA_CTL_HIDTX_MESSAGE_LENGTH, 0):
  57. case RT711_BUF_ADDR_HID1 ... RT711_BUF_ADDR_HID2:
  58. return true;
  59. default:
  60. return false;
  61. }
  62. }
  63. static bool rt711_sdca_mbq_readable_register(struct device *dev, unsigned int reg)
  64. {
  65. switch (reg) {
  66. case 0x2000000 ... 0x20000ff:
  67. case 0x5600000 ... 0x56000ff:
  68. case 0x5700000 ... 0x57000ff:
  69. case 0x5800000 ... 0x58000ff:
  70. case 0x5900000 ... 0x59000ff:
  71. case 0x5b00000 ... 0x5b000ff:
  72. case 0x5f00000 ... 0x5f000ff:
  73. case 0x6100000 ... 0x61000ff:
  74. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_USER_FU05, RT711_SDCA_CTL_FU_VOLUME, CH_L):
  75. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_USER_FU05, RT711_SDCA_CTL_FU_VOLUME, CH_R):
  76. case SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT711_SDCA_ENT_USER_FU1E, RT711_SDCA_CTL_FU_VOLUME, CH_L):
  77. case SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT711_SDCA_ENT_USER_FU1E, RT711_SDCA_CTL_FU_VOLUME, CH_R):
  78. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_USER_FU0F, RT711_SDCA_CTL_FU_VOLUME, CH_L):
  79. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_USER_FU0F, RT711_SDCA_CTL_FU_VOLUME, CH_R):
  80. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_PLATFORM_FU44, RT711_SDCA_CTL_FU_CH_GAIN, CH_L):
  81. case SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT711_SDCA_ENT_PLATFORM_FU44, RT711_SDCA_CTL_FU_CH_GAIN, CH_R):
  82. case SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT711_SDCA_ENT_PLATFORM_FU15, RT711_SDCA_CTL_FU_CH_GAIN, CH_L):
  83. case SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT711_SDCA_ENT_PLATFORM_FU15, RT711_SDCA_CTL_FU_CH_GAIN, CH_R):
  84. return true;
  85. default:
  86. return false;
  87. }
  88. }
  89. static bool rt711_sdca_mbq_volatile_register(struct device *dev, unsigned int reg)
  90. {
  91. switch (reg) {
  92. case 0x2000000:
  93. case 0x200001a:
  94. case 0x2000046:
  95. case 0x2000080:
  96. case 0x2000081:
  97. case 0x2000083:
  98. case 0x5800000:
  99. case 0x5800001:
  100. case 0x5f00001:
  101. case 0x6100008:
  102. return true;
  103. default:
  104. return false;
  105. }
  106. }
  107. static const struct regmap_config rt711_sdca_regmap = {
  108. .reg_bits = 32,
  109. .val_bits = 8,
  110. .readable_reg = rt711_sdca_readable_register,
  111. .volatile_reg = rt711_sdca_volatile_register,
  112. .max_register = 0x44ffffff,
  113. .reg_defaults = rt711_sdca_reg_defaults,
  114. .num_reg_defaults = ARRAY_SIZE(rt711_sdca_reg_defaults),
  115. .cache_type = REGCACHE_RBTREE,
  116. .use_single_read = true,
  117. .use_single_write = true,
  118. };
  119. static const struct regmap_config rt711_sdca_mbq_regmap = {
  120. .name = "sdw-mbq",
  121. .reg_bits = 32,
  122. .val_bits = 16,
  123. .readable_reg = rt711_sdca_mbq_readable_register,
  124. .volatile_reg = rt711_sdca_mbq_volatile_register,
  125. .max_register = 0x40800f12,
  126. .reg_defaults = rt711_sdca_mbq_defaults,
  127. .num_reg_defaults = ARRAY_SIZE(rt711_sdca_mbq_defaults),
  128. .cache_type = REGCACHE_RBTREE,
  129. .use_single_read = true,
  130. .use_single_write = true,
  131. };
  132. static int rt711_sdca_update_status(struct sdw_slave *slave,
  133. enum sdw_slave_status status)
  134. {
  135. struct rt711_sdca_priv *rt711 = dev_get_drvdata(&slave->dev);
  136. /* Update the status */
  137. rt711->status = status;
  138. if (status == SDW_SLAVE_UNATTACHED)
  139. rt711->hw_init = false;
  140. if (status == SDW_SLAVE_ATTACHED) {
  141. if (rt711->hs_jack) {
  142. /*
  143. * Due to the SCP_SDCA_INTMASK will be cleared by any reset, and then
  144. * if the device attached again, we will need to set the setting back.
  145. * It could avoid losing the jack detection interrupt.
  146. * This also could sync with the cache value as the rt711_sdca_jack_init set.
  147. */
  148. sdw_write_no_pm(rt711->slave, SDW_SCP_SDCA_INTMASK1,
  149. SDW_SCP_SDCA_INTMASK_SDCA_0);
  150. sdw_write_no_pm(rt711->slave, SDW_SCP_SDCA_INTMASK2,
  151. SDW_SCP_SDCA_INTMASK_SDCA_8);
  152. }
  153. }
  154. /*
  155. * Perform initialization only if slave status is present and
  156. * hw_init flag is false
  157. */
  158. if (rt711->hw_init || rt711->status != SDW_SLAVE_ATTACHED)
  159. return 0;
  160. /* perform I/O transfers required for Slave initialization */
  161. return rt711_sdca_io_init(&slave->dev, slave);
  162. }
  163. static int rt711_sdca_read_prop(struct sdw_slave *slave)
  164. {
  165. struct sdw_slave_prop *prop = &slave->prop;
  166. int nval;
  167. int i, j;
  168. u32 bit;
  169. unsigned long addr;
  170. struct sdw_dpn_prop *dpn;
  171. prop->scp_int1_mask = SDW_SCP_INT1_BUS_CLASH | SDW_SCP_INT1_PARITY;
  172. prop->quirks = SDW_SLAVE_QUIRKS_INVALID_INITIAL_PARITY;
  173. prop->is_sdca = true;
  174. prop->paging_support = true;
  175. /* first we need to allocate memory for set bits in port lists */
  176. prop->source_ports = 0x14; /* BITMAP: 00010100 */
  177. prop->sink_ports = 0x8; /* BITMAP: 00001000 */
  178. nval = hweight32(prop->source_ports);
  179. prop->src_dpn_prop = devm_kcalloc(&slave->dev, nval,
  180. sizeof(*prop->src_dpn_prop), GFP_KERNEL);
  181. if (!prop->src_dpn_prop)
  182. return -ENOMEM;
  183. i = 0;
  184. dpn = prop->src_dpn_prop;
  185. addr = prop->source_ports;
  186. for_each_set_bit(bit, &addr, 32) {
  187. dpn[i].num = bit;
  188. dpn[i].type = SDW_DPN_FULL;
  189. dpn[i].simple_ch_prep_sm = true;
  190. dpn[i].ch_prep_timeout = 10;
  191. i++;
  192. }
  193. /* do this again for sink now */
  194. nval = hweight32(prop->sink_ports);
  195. prop->sink_dpn_prop = devm_kcalloc(&slave->dev, nval,
  196. sizeof(*prop->sink_dpn_prop), GFP_KERNEL);
  197. if (!prop->sink_dpn_prop)
  198. return -ENOMEM;
  199. j = 0;
  200. dpn = prop->sink_dpn_prop;
  201. addr = prop->sink_ports;
  202. for_each_set_bit(bit, &addr, 32) {
  203. dpn[j].num = bit;
  204. dpn[j].type = SDW_DPN_FULL;
  205. dpn[j].simple_ch_prep_sm = true;
  206. dpn[j].ch_prep_timeout = 10;
  207. j++;
  208. }
  209. /* set the timeout values */
  210. prop->clk_stop_timeout = 700;
  211. /* wake-up event */
  212. prop->wake_capable = 1;
  213. return 0;
  214. }
  215. static int rt711_sdca_interrupt_callback(struct sdw_slave *slave,
  216. struct sdw_slave_intr_status *status)
  217. {
  218. struct rt711_sdca_priv *rt711 = dev_get_drvdata(&slave->dev);
  219. int ret, stat;
  220. int count = 0, retry = 3;
  221. unsigned int sdca_cascade, scp_sdca_stat1, scp_sdca_stat2 = 0;
  222. dev_dbg(&slave->dev,
  223. "%s control_port_stat=%x, sdca_cascade=%x", __func__,
  224. status->control_port, status->sdca_cascade);
  225. if (cancel_delayed_work_sync(&rt711->jack_detect_work)) {
  226. dev_warn(&slave->dev, "%s the pending delayed_work was cancelled", __func__);
  227. /* avoid the HID owner doesn't change to device */
  228. if (rt711->scp_sdca_stat2)
  229. scp_sdca_stat2 = rt711->scp_sdca_stat2;
  230. }
  231. /*
  232. * The critical section below intentionally protects a rather large piece of code.
  233. * We don't want to allow the system suspend to disable an interrupt while we are
  234. * processing it, which could be problematic given the quirky SoundWire interrupt
  235. * scheme. We do want however to prevent new workqueues from being scheduled if
  236. * the disable_irq flag was set during system suspend.
  237. */
  238. mutex_lock(&rt711->disable_irq_lock);
  239. ret = sdw_read_no_pm(rt711->slave, SDW_SCP_SDCA_INT1);
  240. if (ret < 0)
  241. goto io_error;
  242. rt711->scp_sdca_stat1 = ret;
  243. ret = sdw_read_no_pm(rt711->slave, SDW_SCP_SDCA_INT2);
  244. if (ret < 0)
  245. goto io_error;
  246. rt711->scp_sdca_stat2 = ret;
  247. if (scp_sdca_stat2)
  248. rt711->scp_sdca_stat2 |= scp_sdca_stat2;
  249. do {
  250. /* clear flag */
  251. ret = sdw_read_no_pm(rt711->slave, SDW_SCP_SDCA_INT1);
  252. if (ret < 0)
  253. goto io_error;
  254. if (ret & SDW_SCP_SDCA_INTMASK_SDCA_0) {
  255. ret = sdw_write_no_pm(rt711->slave, SDW_SCP_SDCA_INT1,
  256. SDW_SCP_SDCA_INTMASK_SDCA_0);
  257. if (ret < 0)
  258. goto io_error;
  259. }
  260. ret = sdw_read_no_pm(rt711->slave, SDW_SCP_SDCA_INT2);
  261. if (ret < 0)
  262. goto io_error;
  263. if (ret & SDW_SCP_SDCA_INTMASK_SDCA_8) {
  264. ret = sdw_write_no_pm(rt711->slave, SDW_SCP_SDCA_INT2,
  265. SDW_SCP_SDCA_INTMASK_SDCA_8);
  266. if (ret < 0)
  267. goto io_error;
  268. }
  269. /* check if flag clear or not */
  270. ret = sdw_read_no_pm(rt711->slave, SDW_DP0_INT);
  271. if (ret < 0)
  272. goto io_error;
  273. sdca_cascade = ret & SDW_DP0_SDCA_CASCADE;
  274. ret = sdw_read_no_pm(rt711->slave, SDW_SCP_SDCA_INT1);
  275. if (ret < 0)
  276. goto io_error;
  277. scp_sdca_stat1 = ret & SDW_SCP_SDCA_INTMASK_SDCA_0;
  278. ret = sdw_read_no_pm(rt711->slave, SDW_SCP_SDCA_INT2);
  279. if (ret < 0)
  280. goto io_error;
  281. scp_sdca_stat2 = ret & SDW_SCP_SDCA_INTMASK_SDCA_8;
  282. stat = scp_sdca_stat1 || scp_sdca_stat2 || sdca_cascade;
  283. count++;
  284. } while (stat != 0 && count < retry);
  285. if (stat)
  286. dev_warn(&slave->dev,
  287. "%s scp_sdca_stat1=0x%x, scp_sdca_stat2=0x%x\n", __func__,
  288. rt711->scp_sdca_stat1, rt711->scp_sdca_stat2);
  289. if (status->sdca_cascade && !rt711->disable_irq)
  290. mod_delayed_work(system_power_efficient_wq,
  291. &rt711->jack_detect_work, msecs_to_jiffies(30));
  292. mutex_unlock(&rt711->disable_irq_lock);
  293. return 0;
  294. io_error:
  295. mutex_unlock(&rt711->disable_irq_lock);
  296. pr_err_ratelimited("IO error in %s, ret %d\n", __func__, ret);
  297. return ret;
  298. }
  299. static const struct sdw_slave_ops rt711_sdca_slave_ops = {
  300. .read_prop = rt711_sdca_read_prop,
  301. .interrupt_callback = rt711_sdca_interrupt_callback,
  302. .update_status = rt711_sdca_update_status,
  303. };
  304. static int rt711_sdca_sdw_probe(struct sdw_slave *slave,
  305. const struct sdw_device_id *id)
  306. {
  307. struct regmap *regmap, *mbq_regmap;
  308. /* Regmap Initialization */
  309. mbq_regmap = devm_regmap_init_sdw_mbq(slave, &rt711_sdca_mbq_regmap);
  310. if (IS_ERR(mbq_regmap))
  311. return PTR_ERR(mbq_regmap);
  312. regmap = devm_regmap_init_sdw(slave, &rt711_sdca_regmap);
  313. if (IS_ERR(regmap))
  314. return PTR_ERR(regmap);
  315. return rt711_sdca_init(&slave->dev, regmap, mbq_regmap, slave);
  316. }
  317. static int rt711_sdca_sdw_remove(struct sdw_slave *slave)
  318. {
  319. struct rt711_sdca_priv *rt711 = dev_get_drvdata(&slave->dev);
  320. if (rt711->hw_init) {
  321. cancel_delayed_work_sync(&rt711->jack_detect_work);
  322. cancel_delayed_work_sync(&rt711->jack_btn_check_work);
  323. }
  324. if (rt711->first_hw_init)
  325. pm_runtime_disable(&slave->dev);
  326. mutex_destroy(&rt711->calibrate_mutex);
  327. mutex_destroy(&rt711->disable_irq_lock);
  328. return 0;
  329. }
  330. static const struct sdw_device_id rt711_sdca_id[] = {
  331. SDW_SLAVE_ENTRY_EXT(0x025d, 0x711, 0x3, 0x1, 0),
  332. {},
  333. };
  334. MODULE_DEVICE_TABLE(sdw, rt711_sdca_id);
  335. static int __maybe_unused rt711_sdca_dev_suspend(struct device *dev)
  336. {
  337. struct rt711_sdca_priv *rt711 = dev_get_drvdata(dev);
  338. if (!rt711->hw_init)
  339. return 0;
  340. cancel_delayed_work_sync(&rt711->jack_detect_work);
  341. cancel_delayed_work_sync(&rt711->jack_btn_check_work);
  342. regcache_cache_only(rt711->regmap, true);
  343. regcache_cache_only(rt711->mbq_regmap, true);
  344. return 0;
  345. }
  346. static int __maybe_unused rt711_sdca_dev_system_suspend(struct device *dev)
  347. {
  348. struct rt711_sdca_priv *rt711_sdca = dev_get_drvdata(dev);
  349. struct sdw_slave *slave = dev_to_sdw_dev(dev);
  350. int ret1, ret2;
  351. if (!rt711_sdca->hw_init)
  352. return 0;
  353. /*
  354. * prevent new interrupts from being handled after the
  355. * deferred work completes and before the parent disables
  356. * interrupts on the link
  357. */
  358. mutex_lock(&rt711_sdca->disable_irq_lock);
  359. rt711_sdca->disable_irq = true;
  360. ret1 = sdw_update_no_pm(slave, SDW_SCP_SDCA_INTMASK1,
  361. SDW_SCP_SDCA_INTMASK_SDCA_0, 0);
  362. ret2 = sdw_update_no_pm(slave, SDW_SCP_SDCA_INTMASK2,
  363. SDW_SCP_SDCA_INTMASK_SDCA_8, 0);
  364. mutex_unlock(&rt711_sdca->disable_irq_lock);
  365. if (ret1 < 0 || ret2 < 0) {
  366. /* log but don't prevent suspend from happening */
  367. dev_dbg(&slave->dev, "%s: could not disable SDCA interrupts\n:", __func__);
  368. }
  369. return rt711_sdca_dev_suspend(dev);
  370. }
  371. #define RT711_PROBE_TIMEOUT 5000
  372. static int __maybe_unused rt711_sdca_dev_resume(struct device *dev)
  373. {
  374. struct sdw_slave *slave = dev_to_sdw_dev(dev);
  375. struct rt711_sdca_priv *rt711 = dev_get_drvdata(dev);
  376. unsigned long time;
  377. if (!rt711->first_hw_init)
  378. return 0;
  379. if (!slave->unattach_request) {
  380. if (rt711->disable_irq == true) {
  381. mutex_lock(&rt711->disable_irq_lock);
  382. sdw_write_no_pm(slave, SDW_SCP_SDCA_INTMASK1, SDW_SCP_SDCA_INTMASK_SDCA_0);
  383. sdw_write_no_pm(slave, SDW_SCP_SDCA_INTMASK2, SDW_SCP_SDCA_INTMASK_SDCA_8);
  384. rt711->disable_irq = false;
  385. mutex_unlock(&rt711->disable_irq_lock);
  386. }
  387. goto regmap_sync;
  388. }
  389. time = wait_for_completion_timeout(&slave->initialization_complete,
  390. msecs_to_jiffies(RT711_PROBE_TIMEOUT));
  391. if (!time) {
  392. dev_err(&slave->dev, "Initialization not complete, timed out\n");
  393. sdw_show_ping_status(slave->bus, true);
  394. return -ETIMEDOUT;
  395. }
  396. regmap_sync:
  397. slave->unattach_request = 0;
  398. regcache_cache_only(rt711->regmap, false);
  399. regcache_sync(rt711->regmap);
  400. regcache_cache_only(rt711->mbq_regmap, false);
  401. regcache_sync(rt711->mbq_regmap);
  402. return 0;
  403. }
  404. static const struct dev_pm_ops rt711_sdca_pm = {
  405. SET_SYSTEM_SLEEP_PM_OPS(rt711_sdca_dev_system_suspend, rt711_sdca_dev_resume)
  406. SET_RUNTIME_PM_OPS(rt711_sdca_dev_suspend, rt711_sdca_dev_resume, NULL)
  407. };
  408. static struct sdw_driver rt711_sdca_sdw_driver = {
  409. .driver = {
  410. .name = "rt711-sdca",
  411. .owner = THIS_MODULE,
  412. .pm = &rt711_sdca_pm,
  413. },
  414. .probe = rt711_sdca_sdw_probe,
  415. .remove = rt711_sdca_sdw_remove,
  416. .ops = &rt711_sdca_slave_ops,
  417. .id_table = rt711_sdca_id,
  418. };
  419. module_sdw_driver(rt711_sdca_sdw_driver);
  420. MODULE_DESCRIPTION("ASoC RT711 SDCA SDW driver");
  421. MODULE_AUTHOR("Shuming Fan <[email protected]>");
  422. MODULE_LICENSE("GPL");