wd719x.c 27 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Driver for Western Digital WD7193, WD7197 and WD7296 SCSI cards
  4. * Copyright 2013 Ondrej Zary
  5. *
  6. * Original driver by
  7. * Aaron Dewell <[email protected]>
  8. * Gaerti <[email protected]>
  9. *
  10. * HW documentation available in book:
  11. *
  12. * SPIDER Command Protocol
  13. * by Chandru M. Sippy
  14. * SCSI Storage Products (MCP)
  15. * Western Digital Corporation
  16. * 09-15-95
  17. *
  18. * http://web.archive.org/web/20070717175254/http://sun1.rrzn.uni-hannover.de/gaertner.juergen/wd719x/Linux/Docu/Spider/
  19. */
  20. /*
  21. * Driver workflow:
  22. * 1. SCSI command is transformed to SCB (Spider Control Block) by the
  23. * queuecommand function.
  24. * 2. The address of the SCB is stored in a list to be able to access it, if
  25. * something goes wrong.
  26. * 3. The address of the SCB is written to the Controller, which loads the SCB
  27. * via BM-DMA and processes it.
  28. * 4. After it has finished, it generates an interrupt, and sets registers.
  29. *
  30. * flaws:
  31. * - abort/reset functions
  32. *
  33. * ToDo:
  34. * - tagged queueing
  35. */
  36. #include <linux/interrupt.h>
  37. #include <linux/module.h>
  38. #include <linux/delay.h>
  39. #include <linux/pci.h>
  40. #include <linux/firmware.h>
  41. #include <linux/eeprom_93cx6.h>
  42. #include <scsi/scsi_cmnd.h>
  43. #include <scsi/scsi_device.h>
  44. #include <scsi/scsi_host.h>
  45. #include "wd719x.h"
  46. /* low-level register access */
  47. static inline u8 wd719x_readb(struct wd719x *wd, u8 reg)
  48. {
  49. return ioread8(wd->base + reg);
  50. }
  51. static inline u32 wd719x_readl(struct wd719x *wd, u8 reg)
  52. {
  53. return ioread32(wd->base + reg);
  54. }
  55. static inline void wd719x_writeb(struct wd719x *wd, u8 reg, u8 val)
  56. {
  57. iowrite8(val, wd->base + reg);
  58. }
  59. static inline void wd719x_writew(struct wd719x *wd, u8 reg, u16 val)
  60. {
  61. iowrite16(val, wd->base + reg);
  62. }
  63. static inline void wd719x_writel(struct wd719x *wd, u8 reg, u32 val)
  64. {
  65. iowrite32(val, wd->base + reg);
  66. }
  67. /* wait until the command register is ready */
  68. static inline int wd719x_wait_ready(struct wd719x *wd)
  69. {
  70. int i = 0;
  71. do {
  72. if (wd719x_readb(wd, WD719X_AMR_COMMAND) == WD719X_CMD_READY)
  73. return 0;
  74. udelay(1);
  75. } while (i++ < WD719X_WAIT_FOR_CMD_READY);
  76. dev_err(&wd->pdev->dev, "command register is not ready: 0x%02x\n",
  77. wd719x_readb(wd, WD719X_AMR_COMMAND));
  78. return -ETIMEDOUT;
  79. }
  80. /* poll interrupt status register until command finishes */
  81. static inline int wd719x_wait_done(struct wd719x *wd, int timeout)
  82. {
  83. u8 status;
  84. while (timeout > 0) {
  85. status = wd719x_readb(wd, WD719X_AMR_INT_STATUS);
  86. if (status)
  87. break;
  88. timeout--;
  89. udelay(1);
  90. }
  91. if (timeout <= 0) {
  92. dev_err(&wd->pdev->dev, "direct command timed out\n");
  93. return -ETIMEDOUT;
  94. }
  95. if (status != WD719X_INT_NOERRORS) {
  96. u8 sue = wd719x_readb(wd, WD719X_AMR_SCB_ERROR);
  97. /* we get this after wd719x_dev_reset, it's not an error */
  98. if (sue == WD719X_SUE_TERM)
  99. return 0;
  100. /* we get this after wd719x_bus_reset, it's not an error */
  101. if (sue == WD719X_SUE_RESET)
  102. return 0;
  103. dev_err(&wd->pdev->dev, "direct command failed, status 0x%02x, SUE 0x%02x\n",
  104. status, sue);
  105. return -EIO;
  106. }
  107. return 0;
  108. }
  109. static int wd719x_direct_cmd(struct wd719x *wd, u8 opcode, u8 dev, u8 lun,
  110. u8 tag, dma_addr_t data, int timeout)
  111. {
  112. int ret = 0;
  113. /* clear interrupt status register (allow command register to clear) */
  114. wd719x_writeb(wd, WD719X_AMR_INT_STATUS, WD719X_INT_NONE);
  115. /* Wait for the Command register to become free */
  116. if (wd719x_wait_ready(wd))
  117. return -ETIMEDOUT;
  118. /* disable interrupts except for RESET/ABORT (it breaks them) */
  119. if (opcode != WD719X_CMD_BUSRESET && opcode != WD719X_CMD_ABORT &&
  120. opcode != WD719X_CMD_ABORT_TAG && opcode != WD719X_CMD_RESET)
  121. dev |= WD719X_DISABLE_INT;
  122. wd719x_writeb(wd, WD719X_AMR_CMD_PARAM, dev);
  123. wd719x_writeb(wd, WD719X_AMR_CMD_PARAM_2, lun);
  124. wd719x_writeb(wd, WD719X_AMR_CMD_PARAM_3, tag);
  125. if (data)
  126. wd719x_writel(wd, WD719X_AMR_SCB_IN, data);
  127. /* clear interrupt status register again */
  128. wd719x_writeb(wd, WD719X_AMR_INT_STATUS, WD719X_INT_NONE);
  129. /* Now, write the command */
  130. wd719x_writeb(wd, WD719X_AMR_COMMAND, opcode);
  131. if (timeout) /* wait for the command to complete */
  132. ret = wd719x_wait_done(wd, timeout);
  133. /* clear interrupt status register (clean up) */
  134. if (opcode != WD719X_CMD_READ_FIRMVER)
  135. wd719x_writeb(wd, WD719X_AMR_INT_STATUS, WD719X_INT_NONE);
  136. return ret;
  137. }
  138. static void wd719x_destroy(struct wd719x *wd)
  139. {
  140. /* stop the RISC */
  141. if (wd719x_direct_cmd(wd, WD719X_CMD_SLEEP, 0, 0, 0, 0,
  142. WD719X_WAIT_FOR_RISC))
  143. dev_warn(&wd->pdev->dev, "RISC sleep command failed\n");
  144. /* disable RISC */
  145. wd719x_writeb(wd, WD719X_PCI_MODE_SELECT, 0);
  146. WARN_ON_ONCE(!list_empty(&wd->active_scbs));
  147. /* free internal buffers */
  148. dma_free_coherent(&wd->pdev->dev, wd->fw_size, wd->fw_virt,
  149. wd->fw_phys);
  150. wd->fw_virt = NULL;
  151. dma_free_coherent(&wd->pdev->dev, WD719X_HASH_TABLE_SIZE, wd->hash_virt,
  152. wd->hash_phys);
  153. wd->hash_virt = NULL;
  154. dma_free_coherent(&wd->pdev->dev, sizeof(struct wd719x_host_param),
  155. wd->params, wd->params_phys);
  156. wd->params = NULL;
  157. free_irq(wd->pdev->irq, wd);
  158. }
  159. /* finish a SCSI command, unmap buffers */
  160. static void wd719x_finish_cmd(struct wd719x_scb *scb, int result)
  161. {
  162. struct scsi_cmnd *cmd = scb->cmd;
  163. struct wd719x *wd = shost_priv(cmd->device->host);
  164. list_del(&scb->list);
  165. dma_unmap_single(&wd->pdev->dev, scb->phys,
  166. sizeof(struct wd719x_scb), DMA_BIDIRECTIONAL);
  167. scsi_dma_unmap(cmd);
  168. dma_unmap_single(&wd->pdev->dev, scb->dma_handle,
  169. SCSI_SENSE_BUFFERSIZE, DMA_FROM_DEVICE);
  170. cmd->result = result << 16;
  171. scsi_done(cmd);
  172. }
  173. /* Build a SCB and send it to the card */
  174. static int wd719x_queuecommand(struct Scsi_Host *sh, struct scsi_cmnd *cmd)
  175. {
  176. int i, count_sg;
  177. unsigned long flags;
  178. struct wd719x_scb *scb = scsi_cmd_priv(cmd);
  179. struct wd719x *wd = shost_priv(sh);
  180. scb->cmd = cmd;
  181. scb->CDB_tag = 0; /* Tagged queueing not supported yet */
  182. scb->devid = cmd->device->id;
  183. scb->lun = cmd->device->lun;
  184. /* copy the command */
  185. memcpy(scb->CDB, cmd->cmnd, cmd->cmd_len);
  186. /* map SCB */
  187. scb->phys = dma_map_single(&wd->pdev->dev, scb, sizeof(*scb),
  188. DMA_BIDIRECTIONAL);
  189. if (dma_mapping_error(&wd->pdev->dev, scb->phys))
  190. goto out_error;
  191. /* map sense buffer */
  192. scb->sense_buf_length = SCSI_SENSE_BUFFERSIZE;
  193. scb->dma_handle = dma_map_single(&wd->pdev->dev, cmd->sense_buffer,
  194. SCSI_SENSE_BUFFERSIZE, DMA_FROM_DEVICE);
  195. if (dma_mapping_error(&wd->pdev->dev, scb->dma_handle))
  196. goto out_unmap_scb;
  197. scb->sense_buf = cpu_to_le32(scb->dma_handle);
  198. /* request autosense */
  199. scb->SCB_options |= WD719X_SCB_FLAGS_AUTO_REQUEST_SENSE;
  200. /* check direction */
  201. if (cmd->sc_data_direction == DMA_TO_DEVICE)
  202. scb->SCB_options |= WD719X_SCB_FLAGS_CHECK_DIRECTION
  203. | WD719X_SCB_FLAGS_PCI_TO_SCSI;
  204. else if (cmd->sc_data_direction == DMA_FROM_DEVICE)
  205. scb->SCB_options |= WD719X_SCB_FLAGS_CHECK_DIRECTION;
  206. /* Scather/gather */
  207. count_sg = scsi_dma_map(cmd);
  208. if (count_sg < 0)
  209. goto out_unmap_sense;
  210. BUG_ON(count_sg > WD719X_SG);
  211. if (count_sg) {
  212. struct scatterlist *sg;
  213. scb->data_length = cpu_to_le32(count_sg *
  214. sizeof(struct wd719x_sglist));
  215. scb->data_p = cpu_to_le32(scb->phys +
  216. offsetof(struct wd719x_scb, sg_list));
  217. scsi_for_each_sg(cmd, sg, count_sg, i) {
  218. scb->sg_list[i].ptr = cpu_to_le32(sg_dma_address(sg));
  219. scb->sg_list[i].length = cpu_to_le32(sg_dma_len(sg));
  220. }
  221. scb->SCB_options |= WD719X_SCB_FLAGS_DO_SCATTER_GATHER;
  222. } else { /* zero length */
  223. scb->data_length = 0;
  224. scb->data_p = 0;
  225. }
  226. spin_lock_irqsave(wd->sh->host_lock, flags);
  227. /* check if the Command register is free */
  228. if (wd719x_readb(wd, WD719X_AMR_COMMAND) != WD719X_CMD_READY) {
  229. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  230. return SCSI_MLQUEUE_HOST_BUSY;
  231. }
  232. list_add(&scb->list, &wd->active_scbs);
  233. /* write pointer to the AMR */
  234. wd719x_writel(wd, WD719X_AMR_SCB_IN, scb->phys);
  235. /* send SCB opcode */
  236. wd719x_writeb(wd, WD719X_AMR_COMMAND, WD719X_CMD_PROCESS_SCB);
  237. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  238. return 0;
  239. out_unmap_sense:
  240. dma_unmap_single(&wd->pdev->dev, scb->dma_handle,
  241. SCSI_SENSE_BUFFERSIZE, DMA_FROM_DEVICE);
  242. out_unmap_scb:
  243. dma_unmap_single(&wd->pdev->dev, scb->phys, sizeof(*scb),
  244. DMA_BIDIRECTIONAL);
  245. out_error:
  246. cmd->result = DID_ERROR << 16;
  247. scsi_done(cmd);
  248. return 0;
  249. }
  250. static int wd719x_chip_init(struct wd719x *wd)
  251. {
  252. int i, ret;
  253. u32 risc_init[3];
  254. const struct firmware *fw_wcs, *fw_risc;
  255. const char fwname_wcs[] = "wd719x-wcs.bin";
  256. const char fwname_risc[] = "wd719x-risc.bin";
  257. memset(wd->hash_virt, 0, WD719X_HASH_TABLE_SIZE);
  258. /* WCS (sequencer) firmware */
  259. ret = request_firmware(&fw_wcs, fwname_wcs, &wd->pdev->dev);
  260. if (ret) {
  261. dev_err(&wd->pdev->dev, "Unable to load firmware %s: %d\n",
  262. fwname_wcs, ret);
  263. return ret;
  264. }
  265. /* RISC firmware */
  266. ret = request_firmware(&fw_risc, fwname_risc, &wd->pdev->dev);
  267. if (ret) {
  268. dev_err(&wd->pdev->dev, "Unable to load firmware %s: %d\n",
  269. fwname_risc, ret);
  270. release_firmware(fw_wcs);
  271. return ret;
  272. }
  273. wd->fw_size = ALIGN(fw_wcs->size, 4) + fw_risc->size;
  274. if (!wd->fw_virt)
  275. wd->fw_virt = dma_alloc_coherent(&wd->pdev->dev, wd->fw_size,
  276. &wd->fw_phys, GFP_KERNEL);
  277. if (!wd->fw_virt) {
  278. ret = -ENOMEM;
  279. goto wd719x_init_end;
  280. }
  281. /* make a fresh copy of WCS and RISC code */
  282. memcpy(wd->fw_virt, fw_wcs->data, fw_wcs->size);
  283. memcpy(wd->fw_virt + ALIGN(fw_wcs->size, 4), fw_risc->data,
  284. fw_risc->size);
  285. /* Reset the Spider Chip and adapter itself */
  286. wd719x_writeb(wd, WD719X_PCI_PORT_RESET, WD719X_PCI_RESET);
  287. udelay(WD719X_WAIT_FOR_RISC);
  288. /* Clear PIO mode bits set by BIOS */
  289. wd719x_writeb(wd, WD719X_AMR_CMD_PARAM, 0);
  290. /* ensure RISC is not running */
  291. wd719x_writeb(wd, WD719X_PCI_MODE_SELECT, 0);
  292. /* ensure command port is ready */
  293. wd719x_writeb(wd, WD719X_AMR_COMMAND, 0);
  294. if (wd719x_wait_ready(wd)) {
  295. ret = -ETIMEDOUT;
  296. goto wd719x_init_end;
  297. }
  298. /* Transfer the first 2K words of RISC code to kick start the uP */
  299. risc_init[0] = wd->fw_phys; /* WCS FW */
  300. risc_init[1] = wd->fw_phys + ALIGN(fw_wcs->size, 4); /* RISC FW */
  301. risc_init[2] = wd->hash_phys; /* hash table */
  302. /* clear DMA status */
  303. wd719x_writeb(wd, WD719X_PCI_CHANNEL2_3STATUS, 0);
  304. /* address to read firmware from */
  305. wd719x_writel(wd, WD719X_PCI_EXTERNAL_ADDR, risc_init[1]);
  306. /* base address to write firmware to (on card) */
  307. wd719x_writew(wd, WD719X_PCI_INTERNAL_ADDR, WD719X_PRAM_BASE_ADDR);
  308. /* size: first 2K words */
  309. wd719x_writew(wd, WD719X_PCI_DMA_TRANSFER_SIZE, 2048 * 2);
  310. /* start DMA */
  311. wd719x_writeb(wd, WD719X_PCI_CHANNEL2_3CMD, WD719X_START_CHANNEL2_3DMA);
  312. /* wait for DMA to complete */
  313. i = WD719X_WAIT_FOR_RISC;
  314. while (i-- > 0) {
  315. u8 status = wd719x_readb(wd, WD719X_PCI_CHANNEL2_3STATUS);
  316. if (status == WD719X_START_CHANNEL2_3DONE)
  317. break;
  318. if (status == WD719X_START_CHANNEL2_3ABORT) {
  319. dev_warn(&wd->pdev->dev, "RISC bootstrap failed: DMA aborted\n");
  320. ret = -EIO;
  321. goto wd719x_init_end;
  322. }
  323. udelay(1);
  324. }
  325. if (i < 1) {
  326. dev_warn(&wd->pdev->dev, "RISC bootstrap failed: DMA timeout\n");
  327. ret = -ETIMEDOUT;
  328. goto wd719x_init_end;
  329. }
  330. /* firmware is loaded, now initialize and wake up the RISC */
  331. /* write RISC initialization long words to Spider */
  332. wd719x_writel(wd, WD719X_AMR_SCB_IN, risc_init[0]);
  333. wd719x_writel(wd, WD719X_AMR_SCB_IN + 4, risc_init[1]);
  334. wd719x_writel(wd, WD719X_AMR_SCB_IN + 8, risc_init[2]);
  335. /* disable interrupts during initialization of RISC */
  336. wd719x_writeb(wd, WD719X_AMR_CMD_PARAM, WD719X_DISABLE_INT);
  337. /* issue INITIALIZE RISC comand */
  338. wd719x_writeb(wd, WD719X_AMR_COMMAND, WD719X_CMD_INIT_RISC);
  339. /* enable advanced mode (wake up RISC) */
  340. wd719x_writeb(wd, WD719X_PCI_MODE_SELECT, WD719X_ENABLE_ADVANCE_MODE);
  341. udelay(WD719X_WAIT_FOR_RISC);
  342. ret = wd719x_wait_done(wd, WD719X_WAIT_FOR_RISC);
  343. /* clear interrupt status register */
  344. wd719x_writeb(wd, WD719X_AMR_INT_STATUS, WD719X_INT_NONE);
  345. if (ret) {
  346. dev_warn(&wd->pdev->dev, "Unable to initialize RISC\n");
  347. goto wd719x_init_end;
  348. }
  349. /* RISC is up and running */
  350. /* Read FW version from RISC */
  351. ret = wd719x_direct_cmd(wd, WD719X_CMD_READ_FIRMVER, 0, 0, 0, 0,
  352. WD719X_WAIT_FOR_RISC);
  353. if (ret) {
  354. dev_warn(&wd->pdev->dev, "Unable to read firmware version\n");
  355. goto wd719x_init_end;
  356. }
  357. dev_info(&wd->pdev->dev, "RISC initialized with firmware version %.2x.%.2x\n",
  358. wd719x_readb(wd, WD719X_AMR_SCB_OUT + 1),
  359. wd719x_readb(wd, WD719X_AMR_SCB_OUT));
  360. /* RESET SCSI bus */
  361. ret = wd719x_direct_cmd(wd, WD719X_CMD_BUSRESET, 0, 0, 0, 0,
  362. WD719X_WAIT_FOR_SCSI_RESET);
  363. if (ret) {
  364. dev_warn(&wd->pdev->dev, "SCSI bus reset failed\n");
  365. goto wd719x_init_end;
  366. }
  367. /* use HostParameter structure to set Spider's Host Parameter Block */
  368. ret = wd719x_direct_cmd(wd, WD719X_CMD_SET_PARAM, 0,
  369. sizeof(struct wd719x_host_param), 0,
  370. wd->params_phys, WD719X_WAIT_FOR_RISC);
  371. if (ret) {
  372. dev_warn(&wd->pdev->dev, "Failed to set HOST PARAMETERS\n");
  373. goto wd719x_init_end;
  374. }
  375. /* initiate SCAM (does nothing if disabled in BIOS) */
  376. /* bug?: we should pass a mask of static IDs which we don't have */
  377. ret = wd719x_direct_cmd(wd, WD719X_CMD_INIT_SCAM, 0, 0, 0, 0,
  378. WD719X_WAIT_FOR_SCSI_RESET);
  379. if (ret) {
  380. dev_warn(&wd->pdev->dev, "SCAM initialization failed\n");
  381. goto wd719x_init_end;
  382. }
  383. /* clear AMR_BIOS_SHARE_INT register */
  384. wd719x_writeb(wd, WD719X_AMR_BIOS_SHARE_INT, 0);
  385. wd719x_init_end:
  386. release_firmware(fw_wcs);
  387. release_firmware(fw_risc);
  388. return ret;
  389. }
  390. static int wd719x_abort(struct scsi_cmnd *cmd)
  391. {
  392. int action, result;
  393. unsigned long flags;
  394. struct wd719x_scb *scb = scsi_cmd_priv(cmd);
  395. struct wd719x *wd = shost_priv(cmd->device->host);
  396. struct device *dev = &wd->pdev->dev;
  397. dev_info(dev, "abort command, tag: %x\n", scsi_cmd_to_rq(cmd)->tag);
  398. action = WD719X_CMD_ABORT;
  399. spin_lock_irqsave(wd->sh->host_lock, flags);
  400. result = wd719x_direct_cmd(wd, action, cmd->device->id,
  401. cmd->device->lun, scsi_cmd_to_rq(cmd)->tag,
  402. scb->phys, 0);
  403. wd719x_finish_cmd(scb, DID_ABORT);
  404. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  405. if (result)
  406. return FAILED;
  407. return SUCCESS;
  408. }
  409. static int wd719x_reset(struct scsi_cmnd *cmd, u8 opcode, u8 device)
  410. {
  411. int result;
  412. unsigned long flags;
  413. struct wd719x *wd = shost_priv(cmd->device->host);
  414. struct wd719x_scb *scb, *tmp;
  415. dev_info(&wd->pdev->dev, "%s reset requested\n",
  416. (opcode == WD719X_CMD_BUSRESET) ? "bus" : "device");
  417. spin_lock_irqsave(wd->sh->host_lock, flags);
  418. result = wd719x_direct_cmd(wd, opcode, device, 0, 0, 0,
  419. WD719X_WAIT_FOR_SCSI_RESET);
  420. /* flush all SCBs (or all for a device if dev_reset) */
  421. list_for_each_entry_safe(scb, tmp, &wd->active_scbs, list) {
  422. if (opcode == WD719X_CMD_BUSRESET ||
  423. scb->cmd->device->id == device)
  424. wd719x_finish_cmd(scb, DID_RESET);
  425. }
  426. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  427. if (result)
  428. return FAILED;
  429. return SUCCESS;
  430. }
  431. static int wd719x_dev_reset(struct scsi_cmnd *cmd)
  432. {
  433. return wd719x_reset(cmd, WD719X_CMD_RESET, cmd->device->id);
  434. }
  435. static int wd719x_bus_reset(struct scsi_cmnd *cmd)
  436. {
  437. return wd719x_reset(cmd, WD719X_CMD_BUSRESET, 0);
  438. }
  439. static int wd719x_host_reset(struct scsi_cmnd *cmd)
  440. {
  441. struct wd719x *wd = shost_priv(cmd->device->host);
  442. struct wd719x_scb *scb, *tmp;
  443. unsigned long flags;
  444. dev_info(&wd->pdev->dev, "host reset requested\n");
  445. spin_lock_irqsave(wd->sh->host_lock, flags);
  446. /* stop the RISC */
  447. if (wd719x_direct_cmd(wd, WD719X_CMD_SLEEP, 0, 0, 0, 0,
  448. WD719X_WAIT_FOR_RISC))
  449. dev_warn(&wd->pdev->dev, "RISC sleep command failed\n");
  450. /* disable RISC */
  451. wd719x_writeb(wd, WD719X_PCI_MODE_SELECT, 0);
  452. /* flush all SCBs */
  453. list_for_each_entry_safe(scb, tmp, &wd->active_scbs, list)
  454. wd719x_finish_cmd(scb, DID_RESET);
  455. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  456. /* Try to reinit the RISC */
  457. return wd719x_chip_init(wd) == 0 ? SUCCESS : FAILED;
  458. }
  459. static int wd719x_biosparam(struct scsi_device *sdev, struct block_device *bdev,
  460. sector_t capacity, int geom[])
  461. {
  462. if (capacity >= 0x200000) {
  463. geom[0] = 255; /* heads */
  464. geom[1] = 63; /* sectors */
  465. } else {
  466. geom[0] = 64; /* heads */
  467. geom[1] = 32; /* sectors */
  468. }
  469. geom[2] = sector_div(capacity, geom[0] * geom[1]); /* cylinders */
  470. return 0;
  471. }
  472. /* process a SCB-completion interrupt */
  473. static inline void wd719x_interrupt_SCB(struct wd719x *wd,
  474. union wd719x_regs regs,
  475. struct wd719x_scb *scb)
  476. {
  477. int result;
  478. /* now have to find result from card */
  479. switch (regs.bytes.SUE) {
  480. case WD719X_SUE_NOERRORS:
  481. result = DID_OK;
  482. break;
  483. case WD719X_SUE_REJECTED:
  484. dev_err(&wd->pdev->dev, "command rejected\n");
  485. result = DID_ERROR;
  486. break;
  487. case WD719X_SUE_SCBQFULL:
  488. dev_err(&wd->pdev->dev, "SCB queue is full\n");
  489. result = DID_ERROR;
  490. break;
  491. case WD719X_SUE_TERM:
  492. dev_dbg(&wd->pdev->dev, "SCB terminated by direct command\n");
  493. result = DID_ABORT; /* or DID_RESET? */
  494. break;
  495. case WD719X_SUE_CHAN1ABORT:
  496. case WD719X_SUE_CHAN23ABORT:
  497. result = DID_ABORT;
  498. dev_err(&wd->pdev->dev, "DMA abort\n");
  499. break;
  500. case WD719X_SUE_CHAN1PAR:
  501. case WD719X_SUE_CHAN23PAR:
  502. result = DID_PARITY;
  503. dev_err(&wd->pdev->dev, "DMA parity error\n");
  504. break;
  505. case WD719X_SUE_TIMEOUT:
  506. result = DID_TIME_OUT;
  507. dev_dbg(&wd->pdev->dev, "selection timeout\n");
  508. break;
  509. case WD719X_SUE_RESET:
  510. dev_dbg(&wd->pdev->dev, "bus reset occurred\n");
  511. result = DID_RESET;
  512. break;
  513. case WD719X_SUE_BUSERROR:
  514. dev_dbg(&wd->pdev->dev, "SCSI bus error\n");
  515. result = DID_ERROR;
  516. break;
  517. case WD719X_SUE_WRONGWAY:
  518. dev_err(&wd->pdev->dev, "wrong data transfer direction\n");
  519. result = DID_ERROR;
  520. break;
  521. case WD719X_SUE_BADPHASE:
  522. dev_err(&wd->pdev->dev, "invalid SCSI phase\n");
  523. result = DID_ERROR;
  524. break;
  525. case WD719X_SUE_TOOLONG:
  526. dev_err(&wd->pdev->dev, "record too long\n");
  527. result = DID_ERROR;
  528. break;
  529. case WD719X_SUE_BUSFREE:
  530. dev_err(&wd->pdev->dev, "unexpected bus free\n");
  531. result = DID_NO_CONNECT; /* or DID_ERROR ???*/
  532. break;
  533. case WD719X_SUE_ARSDONE:
  534. dev_dbg(&wd->pdev->dev, "auto request sense\n");
  535. if (regs.bytes.SCSI == 0)
  536. result = DID_OK;
  537. else
  538. result = DID_PARITY;
  539. break;
  540. case WD719X_SUE_IGNORED:
  541. dev_err(&wd->pdev->dev, "target id %d ignored command\n",
  542. scb->cmd->device->id);
  543. result = DID_NO_CONNECT;
  544. break;
  545. case WD719X_SUE_WRONGTAGS:
  546. dev_err(&wd->pdev->dev, "reversed tags\n");
  547. result = DID_ERROR;
  548. break;
  549. case WD719X_SUE_BADTAGS:
  550. dev_err(&wd->pdev->dev, "tag type not supported by target\n");
  551. result = DID_ERROR;
  552. break;
  553. case WD719X_SUE_NOSCAMID:
  554. dev_err(&wd->pdev->dev, "no SCAM soft ID available\n");
  555. result = DID_ERROR;
  556. break;
  557. default:
  558. dev_warn(&wd->pdev->dev, "unknown SUE error code: 0x%x\n",
  559. regs.bytes.SUE);
  560. result = DID_ERROR;
  561. break;
  562. }
  563. wd719x_finish_cmd(scb, result);
  564. }
  565. static irqreturn_t wd719x_interrupt(int irq, void *dev_id)
  566. {
  567. struct wd719x *wd = dev_id;
  568. union wd719x_regs regs;
  569. unsigned long flags;
  570. u32 SCB_out;
  571. spin_lock_irqsave(wd->sh->host_lock, flags);
  572. /* read SCB pointer back from card */
  573. SCB_out = wd719x_readl(wd, WD719X_AMR_SCB_OUT);
  574. /* read all status info at once */
  575. regs.all = cpu_to_le32(wd719x_readl(wd, WD719X_AMR_OP_CODE));
  576. switch (regs.bytes.INT) {
  577. case WD719X_INT_NONE:
  578. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  579. return IRQ_NONE;
  580. case WD719X_INT_LINKNOSTATUS:
  581. dev_err(&wd->pdev->dev, "linked command completed with no status\n");
  582. break;
  583. case WD719X_INT_BADINT:
  584. dev_err(&wd->pdev->dev, "unsolicited interrupt\n");
  585. break;
  586. case WD719X_INT_NOERRORS:
  587. case WD719X_INT_LINKNOERRORS:
  588. case WD719X_INT_ERRORSLOGGED:
  589. case WD719X_INT_SPIDERFAILED:
  590. /* was the cmd completed a direct or SCB command? */
  591. if (regs.bytes.OPC == WD719X_CMD_PROCESS_SCB) {
  592. struct wd719x_scb *scb;
  593. list_for_each_entry(scb, &wd->active_scbs, list)
  594. if (SCB_out == scb->phys)
  595. break;
  596. if (SCB_out == scb->phys)
  597. wd719x_interrupt_SCB(wd, regs, scb);
  598. else
  599. dev_err(&wd->pdev->dev, "card returned invalid SCB pointer\n");
  600. } else
  601. dev_dbg(&wd->pdev->dev, "direct command 0x%x completed\n",
  602. regs.bytes.OPC);
  603. break;
  604. case WD719X_INT_PIOREADY:
  605. dev_err(&wd->pdev->dev, "card indicates PIO data ready but we never use PIO\n");
  606. /* interrupt will not be cleared until all data is read */
  607. break;
  608. default:
  609. dev_err(&wd->pdev->dev, "unknown interrupt reason: %d\n",
  610. regs.bytes.INT);
  611. }
  612. /* clear interrupt so another can happen */
  613. wd719x_writeb(wd, WD719X_AMR_INT_STATUS, WD719X_INT_NONE);
  614. spin_unlock_irqrestore(wd->sh->host_lock, flags);
  615. return IRQ_HANDLED;
  616. }
  617. static void wd719x_eeprom_reg_read(struct eeprom_93cx6 *eeprom)
  618. {
  619. struct wd719x *wd = eeprom->data;
  620. u8 reg = wd719x_readb(wd, WD719X_PCI_GPIO_DATA);
  621. eeprom->reg_data_out = reg & WD719X_EE_DO;
  622. }
  623. static void wd719x_eeprom_reg_write(struct eeprom_93cx6 *eeprom)
  624. {
  625. struct wd719x *wd = eeprom->data;
  626. u8 reg = 0;
  627. if (eeprom->reg_data_in)
  628. reg |= WD719X_EE_DI;
  629. if (eeprom->reg_data_clock)
  630. reg |= WD719X_EE_CLK;
  631. if (eeprom->reg_chip_select)
  632. reg |= WD719X_EE_CS;
  633. wd719x_writeb(wd, WD719X_PCI_GPIO_DATA, reg);
  634. }
  635. /* read config from EEPROM so it can be downloaded by the RISC on (re-)init */
  636. static void wd719x_read_eeprom(struct wd719x *wd)
  637. {
  638. struct eeprom_93cx6 eeprom;
  639. u8 gpio;
  640. struct wd719x_eeprom_header header;
  641. eeprom.data = wd;
  642. eeprom.register_read = wd719x_eeprom_reg_read;
  643. eeprom.register_write = wd719x_eeprom_reg_write;
  644. eeprom.width = PCI_EEPROM_WIDTH_93C46;
  645. /* set all outputs to low */
  646. wd719x_writeb(wd, WD719X_PCI_GPIO_DATA, 0);
  647. /* configure GPIO pins */
  648. gpio = wd719x_readb(wd, WD719X_PCI_GPIO_CONTROL);
  649. /* GPIO outputs */
  650. gpio &= (~(WD719X_EE_CLK | WD719X_EE_DI | WD719X_EE_CS));
  651. /* GPIO input */
  652. gpio |= WD719X_EE_DO;
  653. wd719x_writeb(wd, WD719X_PCI_GPIO_CONTROL, gpio);
  654. /* read EEPROM header */
  655. eeprom_93cx6_multireadb(&eeprom, 0, (u8 *)&header, sizeof(header));
  656. if (header.sig1 == 'W' && header.sig2 == 'D')
  657. eeprom_93cx6_multireadb(&eeprom, header.cfg_offset,
  658. (u8 *)wd->params,
  659. sizeof(struct wd719x_host_param));
  660. else { /* default EEPROM values */
  661. dev_warn(&wd->pdev->dev, "EEPROM signature is invalid (0x%02x 0x%02x), using default values\n",
  662. header.sig1, header.sig2);
  663. wd->params->ch_1_th = 0x10; /* 16 DWs = 64 B */
  664. wd->params->scsi_conf = 0x4c; /* 48ma, spue, parity check */
  665. wd->params->own_scsi_id = 0x07; /* ID 7, SCAM disabled */
  666. wd->params->sel_timeout = 0x4d; /* 250 ms */
  667. wd->params->sleep_timer = 0x01;
  668. wd->params->cdb_size = cpu_to_le16(0x5555); /* all 6 B */
  669. wd->params->scsi_pad = 0x1b;
  670. if (wd->type == WD719X_TYPE_7193) /* narrow card - disable */
  671. wd->params->wide = cpu_to_le32(0x00000000);
  672. else /* initiate & respond to WIDE messages */
  673. wd->params->wide = cpu_to_le32(0xffffffff);
  674. wd->params->sync = cpu_to_le32(0xffffffff);
  675. wd->params->soft_mask = 0x00; /* all disabled */
  676. wd->params->unsol_mask = 0x00; /* all disabled */
  677. }
  678. /* disable TAGGED messages */
  679. wd->params->tag_en = cpu_to_le16(0x0000);
  680. }
  681. /* Read card type from GPIO bits 1 and 3 */
  682. static enum wd719x_card_type wd719x_detect_type(struct wd719x *wd)
  683. {
  684. u8 card = wd719x_readb(wd, WD719X_PCI_GPIO_CONTROL);
  685. card |= WD719X_GPIO_ID_BITS;
  686. wd719x_writeb(wd, WD719X_PCI_GPIO_CONTROL, card);
  687. card = wd719x_readb(wd, WD719X_PCI_GPIO_DATA) & WD719X_GPIO_ID_BITS;
  688. switch (card) {
  689. case 0x08:
  690. return WD719X_TYPE_7193;
  691. case 0x02:
  692. return WD719X_TYPE_7197;
  693. case 0x00:
  694. return WD719X_TYPE_7296;
  695. default:
  696. dev_warn(&wd->pdev->dev, "unknown card type 0x%x\n", card);
  697. return WD719X_TYPE_UNKNOWN;
  698. }
  699. }
  700. static int wd719x_board_found(struct Scsi_Host *sh)
  701. {
  702. struct wd719x *wd = shost_priv(sh);
  703. static const char * const card_types[] = {
  704. "Unknown card", "WD7193", "WD7197", "WD7296"
  705. };
  706. int ret;
  707. INIT_LIST_HEAD(&wd->active_scbs);
  708. sh->base = pci_resource_start(wd->pdev, 0);
  709. wd->type = wd719x_detect_type(wd);
  710. wd->sh = sh;
  711. sh->irq = wd->pdev->irq;
  712. wd->fw_virt = NULL;
  713. /* memory area for host (EEPROM) parameters */
  714. wd->params = dma_alloc_coherent(&wd->pdev->dev,
  715. sizeof(struct wd719x_host_param),
  716. &wd->params_phys, GFP_KERNEL);
  717. if (!wd->params) {
  718. dev_warn(&wd->pdev->dev, "unable to allocate parameter buffer\n");
  719. return -ENOMEM;
  720. }
  721. /* memory area for the RISC for hash table of outstanding requests */
  722. wd->hash_virt = dma_alloc_coherent(&wd->pdev->dev,
  723. WD719X_HASH_TABLE_SIZE,
  724. &wd->hash_phys, GFP_KERNEL);
  725. if (!wd->hash_virt) {
  726. dev_warn(&wd->pdev->dev, "unable to allocate hash buffer\n");
  727. ret = -ENOMEM;
  728. goto fail_free_params;
  729. }
  730. ret = request_irq(wd->pdev->irq, wd719x_interrupt, IRQF_SHARED,
  731. "wd719x", wd);
  732. if (ret) {
  733. dev_warn(&wd->pdev->dev, "unable to assign IRQ %d\n",
  734. wd->pdev->irq);
  735. goto fail_free_hash;
  736. }
  737. /* read parameters from EEPROM */
  738. wd719x_read_eeprom(wd);
  739. ret = wd719x_chip_init(wd);
  740. if (ret)
  741. goto fail_free_irq;
  742. sh->this_id = wd->params->own_scsi_id & WD719X_EE_SCSI_ID_MASK;
  743. dev_info(&wd->pdev->dev, "%s at I/O 0x%lx, IRQ %u, SCSI ID %d\n",
  744. card_types[wd->type], sh->base, sh->irq, sh->this_id);
  745. return 0;
  746. fail_free_irq:
  747. free_irq(wd->pdev->irq, wd);
  748. fail_free_hash:
  749. dma_free_coherent(&wd->pdev->dev, WD719X_HASH_TABLE_SIZE, wd->hash_virt,
  750. wd->hash_phys);
  751. fail_free_params:
  752. dma_free_coherent(&wd->pdev->dev, sizeof(struct wd719x_host_param),
  753. wd->params, wd->params_phys);
  754. return ret;
  755. }
  756. static struct scsi_host_template wd719x_template = {
  757. .module = THIS_MODULE,
  758. .name = "Western Digital 719x",
  759. .cmd_size = sizeof(struct wd719x_scb),
  760. .queuecommand = wd719x_queuecommand,
  761. .eh_abort_handler = wd719x_abort,
  762. .eh_device_reset_handler = wd719x_dev_reset,
  763. .eh_bus_reset_handler = wd719x_bus_reset,
  764. .eh_host_reset_handler = wd719x_host_reset,
  765. .bios_param = wd719x_biosparam,
  766. .proc_name = "wd719x",
  767. .can_queue = 255,
  768. .this_id = 7,
  769. .sg_tablesize = WD719X_SG,
  770. };
  771. static int wd719x_pci_probe(struct pci_dev *pdev, const struct pci_device_id *d)
  772. {
  773. int err;
  774. struct Scsi_Host *sh;
  775. struct wd719x *wd;
  776. err = pci_enable_device(pdev);
  777. if (err)
  778. goto fail;
  779. err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
  780. if (err) {
  781. dev_warn(&pdev->dev, "Unable to set 32-bit DMA mask\n");
  782. goto disable_device;
  783. }
  784. err = pci_request_regions(pdev, "wd719x");
  785. if (err)
  786. goto disable_device;
  787. pci_set_master(pdev);
  788. err = -ENODEV;
  789. if (pci_resource_len(pdev, 0) == 0)
  790. goto release_region;
  791. err = -ENOMEM;
  792. sh = scsi_host_alloc(&wd719x_template, sizeof(struct wd719x));
  793. if (!sh)
  794. goto release_region;
  795. wd = shost_priv(sh);
  796. wd->base = pci_iomap(pdev, 0, 0);
  797. if (!wd->base)
  798. goto free_host;
  799. wd->pdev = pdev;
  800. err = wd719x_board_found(sh);
  801. if (err)
  802. goto unmap;
  803. err = scsi_add_host(sh, &wd->pdev->dev);
  804. if (err)
  805. goto destroy;
  806. scsi_scan_host(sh);
  807. pci_set_drvdata(pdev, sh);
  808. return 0;
  809. destroy:
  810. wd719x_destroy(wd);
  811. unmap:
  812. pci_iounmap(pdev, wd->base);
  813. free_host:
  814. scsi_host_put(sh);
  815. release_region:
  816. pci_release_regions(pdev);
  817. disable_device:
  818. pci_disable_device(pdev);
  819. fail:
  820. return err;
  821. }
  822. static void wd719x_pci_remove(struct pci_dev *pdev)
  823. {
  824. struct Scsi_Host *sh = pci_get_drvdata(pdev);
  825. struct wd719x *wd = shost_priv(sh);
  826. scsi_remove_host(sh);
  827. wd719x_destroy(wd);
  828. pci_iounmap(pdev, wd->base);
  829. pci_release_regions(pdev);
  830. pci_disable_device(pdev);
  831. scsi_host_put(sh);
  832. }
  833. static const struct pci_device_id wd719x_pci_table[] = {
  834. { PCI_DEVICE(PCI_VENDOR_ID_WD, 0x3296) },
  835. {}
  836. };
  837. MODULE_DEVICE_TABLE(pci, wd719x_pci_table);
  838. static struct pci_driver wd719x_pci_driver = {
  839. .name = "wd719x",
  840. .id_table = wd719x_pci_table,
  841. .probe = wd719x_pci_probe,
  842. .remove = wd719x_pci_remove,
  843. };
  844. module_pci_driver(wd719x_pci_driver);
  845. MODULE_DESCRIPTION("Western Digital WD7193/7197/7296 SCSI driver");
  846. MODULE_AUTHOR("Ondrej Zary, Aaron Dewell, Juergen Gaertner");
  847. MODULE_LICENSE("GPL");
  848. MODULE_FIRMWARE("wd719x-wcs.bin");
  849. MODULE_FIRMWARE("wd719x-risc.bin");