Home Verkennen Help
Inloggen
samsung-sm8650
/
android_kernel_samsung_sm8650_ksu
2
0
Vork 0
Bestanden Issues 0 Pull-aanvragen 0 Wiki
Aftakking: S9210ZCU4AXK4
Aftakkingen Labels
android_kernel_...
/
drivers
/
rtc
/
rtc-s3c.h

rtc-s3c.h 2.1 KB
Permalink Geschiedenis Ruwe

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667 
  1. /* SPDX-License-Identifier: GPL-2.0-only */
    2. 

  2. /*
    3. 

  3.  * Copyright (c) 2003 Simtec Electronics <[email protected]>
    4. 

  4.  *		      http://www.simtec.co.uk/products/SWLINUX/
    5. 

  5.  *
    6. 

  6.  * S3C2410 Internal RTC register definition
    7. 

  7. */
    8. 

  8. 

  9. #ifndef __ASM_ARCH_REGS_RTC_H
    10. 

  10. #define __ASM_ARCH_REGS_RTC_H __FILE__
    11. 

  11. 

  12. #define S3C2410_RTCREG(x) (x)
    13. 

  13. #define S3C2410_INTP		S3C2410_RTCREG(0x30)
    14. 

  14. #define S3C2410_INTP_ALM	(1 << 1)
    15. 

  15. #define S3C2410_INTP_TIC	(1 << 0)
    16. 

  16. 

  17. #define S3C2410_RTCCON		S3C2410_RTCREG(0x40)
    18. 

  18. #define S3C2410_RTCCON_RTCEN	(1 << 0)
    19. 

  19. #define S3C2410_RTCCON_CNTSEL	(1 << 2)
    20. 

  20. #define S3C2410_RTCCON_CLKRST	(1 << 3)
    21. 

  21. #define S3C2443_RTCCON_TICSEL	(1 << 4)
    22. 

  22. #define S3C64XX_RTCCON_TICEN	(1 << 8)
    23. 

  23. 

  24. #define S3C2410_TICNT		S3C2410_RTCREG(0x44)
    25. 

  25. #define S3C2410_TICNT_ENABLE	(1 << 7)
    26. 

  26. 

  27. /* S3C2443: tick count is 15 bit wide
    28. 

  28.  * TICNT[6:0] contains upper 7 bits
    29. 

  29.  * TICNT1[7:0] contains lower 8 bits
    30. 

  30.  */
    31. 

  31. #define S3C2443_TICNT_PART(x)	((x & 0x7f00) >> 8)
    32. 

  32. #define S3C2443_TICNT1		S3C2410_RTCREG(0x4C)
    33. 

  33. #define S3C2443_TICNT1_PART(x)	(x & 0xff)
    34. 

  34. 

  35. /* S3C2416: tick count is 32 bit wide
    36. 

  36.  * TICNT[6:0] contains bits [14:8]
    37. 

  37.  * TICNT1[7:0] contains lower 8 bits
    38. 

  38.  * TICNT2[16:0] contains upper 17 bits
    39. 

  39.  */
    40. 

  40. #define S3C2416_TICNT2		S3C2410_RTCREG(0x48)
    41. 

  41. #define S3C2416_TICNT2_PART(x)	((x & 0xffff8000) >> 15)
    42. 

  42. 

  43. #define S3C2410_RTCALM		S3C2410_RTCREG(0x50)
    44. 

  44. #define S3C2410_RTCALM_ALMEN	(1 << 6)
    45. 

  45. #define S3C2410_RTCALM_YEAREN	(1 << 5)
    46. 

  46. #define S3C2410_RTCALM_MONEN	(1 << 4)
    47. 

  47. #define S3C2410_RTCALM_DAYEN	(1 << 3)
    48. 

  48. #define S3C2410_RTCALM_HOUREN	(1 << 2)
    49. 

  49. #define S3C2410_RTCALM_MINEN	(1 << 1)
    50. 

  50. #define S3C2410_RTCALM_SECEN	(1 << 0)
    51. 

  51. 

  52. #define S3C2410_ALMSEC		S3C2410_RTCREG(0x54)
    53. 

  53. #define S3C2410_ALMMIN		S3C2410_RTCREG(0x58)
    54. 

  54. #define S3C2410_ALMHOUR		S3C2410_RTCREG(0x5c)
    55. 

  55. 

  56. #define S3C2410_ALMDATE		S3C2410_RTCREG(0x60)
    57. 

  57. #define S3C2410_ALMMON		S3C2410_RTCREG(0x64)
    58. 

  58. #define S3C2410_ALMYEAR		S3C2410_RTCREG(0x68)
    59. 

  59. 

  60. #define S3C2410_RTCSEC		S3C2410_RTCREG(0x70)
    61. 

  61. #define S3C2410_RTCMIN		S3C2410_RTCREG(0x74)
    62. 

  62. #define S3C2410_RTCHOUR		S3C2410_RTCREG(0x78)
    63. 

  63. #define S3C2410_RTCDATE		S3C2410_RTCREG(0x7c)
    64. 

  64. #define S3C2410_RTCMON		S3C2410_RTCREG(0x84)
    65. 

  65. #define S3C2410_RTCYEAR		S3C2410_RTCREG(0x88)
    66. 

  66. 

  67. #endif /* __ASM_ARCH_REGS_RTC_H */
    68.