mISDNisar.c 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * mISDNisar.c ISAR (Siemens PSB 7110) specific functions
  4. *
  5. * Author Karsten Keil ([email protected])
  6. *
  7. * Copyright 2009 by Karsten Keil <[email protected]>
  8. */
  9. /* define this to enable static debug messages, if you kernel supports
  10. * dynamic debugging, you should use debugfs for this
  11. */
  12. /* #define DEBUG */
  13. #include <linux/gfp.h>
  14. #include <linux/delay.h>
  15. #include <linux/vmalloc.h>
  16. #include <linux/mISDNhw.h>
  17. #include <linux/module.h>
  18. #include "isar.h"
  19. #define ISAR_REV "2.1"
  20. MODULE_AUTHOR("Karsten Keil");
  21. MODULE_LICENSE("GPL v2");
  22. MODULE_VERSION(ISAR_REV);
  23. #define DEBUG_HW_FIRMWARE_FIFO 0x10000
  24. static const u8 faxmodulation[] = {3, 24, 48, 72, 73, 74, 96, 97, 98, 121,
  25. 122, 145, 146};
  26. #define FAXMODCNT 13
  27. static void isar_setup(struct isar_hw *);
  28. static inline int
  29. waitforHIA(struct isar_hw *isar, int timeout)
  30. {
  31. int t = timeout;
  32. u8 val = isar->read_reg(isar->hw, ISAR_HIA);
  33. while ((val & 1) && t) {
  34. udelay(1);
  35. t--;
  36. val = isar->read_reg(isar->hw, ISAR_HIA);
  37. }
  38. pr_debug("%s: HIA after %dus\n", isar->name, timeout - t);
  39. return timeout;
  40. }
  41. /*
  42. * send msg to ISAR mailbox
  43. * if msg is NULL use isar->buf
  44. */
  45. static int
  46. send_mbox(struct isar_hw *isar, u8 his, u8 creg, u8 len, u8 *msg)
  47. {
  48. if (!waitforHIA(isar, 1000))
  49. return 0;
  50. pr_debug("send_mbox(%02x,%02x,%d)\n", his, creg, len);
  51. isar->write_reg(isar->hw, ISAR_CTRL_H, creg);
  52. isar->write_reg(isar->hw, ISAR_CTRL_L, len);
  53. isar->write_reg(isar->hw, ISAR_WADR, 0);
  54. if (!msg)
  55. msg = isar->buf;
  56. if (msg && len) {
  57. isar->write_fifo(isar->hw, ISAR_MBOX, msg, len);
  58. if (isar->ch[0].bch.debug & DEBUG_HW_BFIFO) {
  59. int l = 0;
  60. while (l < (int)len) {
  61. hex_dump_to_buffer(msg + l, len - l, 32, 1,
  62. isar->log, 256, 1);
  63. pr_debug("%s: %s %02x: %s\n", isar->name,
  64. __func__, l, isar->log);
  65. l += 32;
  66. }
  67. }
  68. }
  69. isar->write_reg(isar->hw, ISAR_HIS, his);
  70. waitforHIA(isar, 1000);
  71. return 1;
  72. }
  73. /*
  74. * receive message from ISAR mailbox
  75. * if msg is NULL use isar->buf
  76. */
  77. static void
  78. rcv_mbox(struct isar_hw *isar, u8 *msg)
  79. {
  80. if (!msg)
  81. msg = isar->buf;
  82. isar->write_reg(isar->hw, ISAR_RADR, 0);
  83. if (msg && isar->clsb) {
  84. isar->read_fifo(isar->hw, ISAR_MBOX, msg, isar->clsb);
  85. if (isar->ch[0].bch.debug & DEBUG_HW_BFIFO) {
  86. int l = 0;
  87. while (l < (int)isar->clsb) {
  88. hex_dump_to_buffer(msg + l, isar->clsb - l, 32,
  89. 1, isar->log, 256, 1);
  90. pr_debug("%s: %s %02x: %s\n", isar->name,
  91. __func__, l, isar->log);
  92. l += 32;
  93. }
  94. }
  95. }
  96. isar->write_reg(isar->hw, ISAR_IIA, 0);
  97. }
  98. static inline void
  99. get_irq_infos(struct isar_hw *isar)
  100. {
  101. isar->iis = isar->read_reg(isar->hw, ISAR_IIS);
  102. isar->cmsb = isar->read_reg(isar->hw, ISAR_CTRL_H);
  103. isar->clsb = isar->read_reg(isar->hw, ISAR_CTRL_L);
  104. pr_debug("%s: rcv_mbox(%02x,%02x,%d)\n", isar->name,
  105. isar->iis, isar->cmsb, isar->clsb);
  106. }
  107. /*
  108. * poll answer message from ISAR mailbox
  109. * should be used only with ISAR IRQs disabled before DSP was started
  110. *
  111. */
  112. static int
  113. poll_mbox(struct isar_hw *isar, int maxdelay)
  114. {
  115. int t = maxdelay;
  116. u8 irq;
  117. irq = isar->read_reg(isar->hw, ISAR_IRQBIT);
  118. while (t && !(irq & ISAR_IRQSTA)) {
  119. udelay(1);
  120. t--;
  121. }
  122. if (t) {
  123. get_irq_infos(isar);
  124. rcv_mbox(isar, NULL);
  125. }
  126. pr_debug("%s: pulled %d bytes after %d us\n",
  127. isar->name, isar->clsb, maxdelay - t);
  128. return t;
  129. }
  130. static int
  131. ISARVersion(struct isar_hw *isar)
  132. {
  133. int ver;
  134. /* disable ISAR IRQ */
  135. isar->write_reg(isar->hw, ISAR_IRQBIT, 0);
  136. isar->buf[0] = ISAR_MSG_HWVER;
  137. isar->buf[1] = 0;
  138. isar->buf[2] = 1;
  139. if (!send_mbox(isar, ISAR_HIS_VNR, 0, 3, NULL))
  140. return -1;
  141. if (!poll_mbox(isar, 1000))
  142. return -2;
  143. if (isar->iis == ISAR_IIS_VNR) {
  144. if (isar->clsb == 1) {
  145. ver = isar->buf[0] & 0xf;
  146. return ver;
  147. }
  148. return -3;
  149. }
  150. return -4;
  151. }
  152. static int
  153. load_firmware(struct isar_hw *isar, const u8 *buf, int size)
  154. {
  155. u32 saved_debug = isar->ch[0].bch.debug;
  156. int ret, cnt;
  157. u8 nom, noc;
  158. u16 left, val, *sp = (u16 *)buf;
  159. u8 *mp;
  160. u_long flags;
  161. struct {
  162. u16 sadr;
  163. u16 len;
  164. u16 d_key;
  165. } blk_head;
  166. if (1 != isar->version) {
  167. pr_err("%s: ISAR wrong version %d firmware download aborted\n",
  168. isar->name, isar->version);
  169. return -EINVAL;
  170. }
  171. if (!(saved_debug & DEBUG_HW_FIRMWARE_FIFO))
  172. isar->ch[0].bch.debug &= ~DEBUG_HW_BFIFO;
  173. pr_debug("%s: load firmware %d words (%d bytes)\n",
  174. isar->name, size / 2, size);
  175. cnt = 0;
  176. size /= 2;
  177. /* disable ISAR IRQ */
  178. spin_lock_irqsave(isar->hwlock, flags);
  179. isar->write_reg(isar->hw, ISAR_IRQBIT, 0);
  180. spin_unlock_irqrestore(isar->hwlock, flags);
  181. while (cnt < size) {
  182. blk_head.sadr = le16_to_cpu(*sp++);
  183. blk_head.len = le16_to_cpu(*sp++);
  184. blk_head.d_key = le16_to_cpu(*sp++);
  185. cnt += 3;
  186. pr_debug("ISAR firmware block (%#x,%d,%#x)\n",
  187. blk_head.sadr, blk_head.len, blk_head.d_key & 0xff);
  188. left = blk_head.len;
  189. if (cnt + left > size) {
  190. pr_info("%s: firmware error have %d need %d words\n",
  191. isar->name, size, cnt + left);
  192. ret = -EINVAL;
  193. goto reterrflg;
  194. }
  195. spin_lock_irqsave(isar->hwlock, flags);
  196. if (!send_mbox(isar, ISAR_HIS_DKEY, blk_head.d_key & 0xff,
  197. 0, NULL)) {
  198. pr_info("ISAR send_mbox dkey failed\n");
  199. ret = -ETIME;
  200. goto reterror;
  201. }
  202. if (!poll_mbox(isar, 1000)) {
  203. pr_warn("ISAR poll_mbox dkey failed\n");
  204. ret = -ETIME;
  205. goto reterror;
  206. }
  207. spin_unlock_irqrestore(isar->hwlock, flags);
  208. if ((isar->iis != ISAR_IIS_DKEY) || isar->cmsb || isar->clsb) {
  209. pr_info("ISAR wrong dkey response (%x,%x,%x)\n",
  210. isar->iis, isar->cmsb, isar->clsb);
  211. ret = 1;
  212. goto reterrflg;
  213. }
  214. while (left > 0) {
  215. if (left > 126)
  216. noc = 126;
  217. else
  218. noc = left;
  219. nom = (2 * noc) + 3;
  220. mp = isar->buf;
  221. /* the ISAR is big endian */
  222. *mp++ = blk_head.sadr >> 8;
  223. *mp++ = blk_head.sadr & 0xFF;
  224. left -= noc;
  225. cnt += noc;
  226. *mp++ = noc;
  227. pr_debug("%s: load %3d words at %04x\n", isar->name,
  228. noc, blk_head.sadr);
  229. blk_head.sadr += noc;
  230. while (noc) {
  231. val = le16_to_cpu(*sp++);
  232. *mp++ = val >> 8;
  233. *mp++ = val & 0xFF;
  234. noc--;
  235. }
  236. spin_lock_irqsave(isar->hwlock, flags);
  237. if (!send_mbox(isar, ISAR_HIS_FIRM, 0, nom, NULL)) {
  238. pr_info("ISAR send_mbox prog failed\n");
  239. ret = -ETIME;
  240. goto reterror;
  241. }
  242. if (!poll_mbox(isar, 1000)) {
  243. pr_info("ISAR poll_mbox prog failed\n");
  244. ret = -ETIME;
  245. goto reterror;
  246. }
  247. spin_unlock_irqrestore(isar->hwlock, flags);
  248. if ((isar->iis != ISAR_IIS_FIRM) ||
  249. isar->cmsb || isar->clsb) {
  250. pr_info("ISAR wrong prog response (%x,%x,%x)\n",
  251. isar->iis, isar->cmsb, isar->clsb);
  252. ret = -EIO;
  253. goto reterrflg;
  254. }
  255. }
  256. pr_debug("%s: ISAR firmware block %d words loaded\n",
  257. isar->name, blk_head.len);
  258. }
  259. isar->ch[0].bch.debug = saved_debug;
  260. /* 10ms delay */
  261. cnt = 10;
  262. while (cnt--)
  263. mdelay(1);
  264. isar->buf[0] = 0xff;
  265. isar->buf[1] = 0xfe;
  266. isar->bstat = 0;
  267. spin_lock_irqsave(isar->hwlock, flags);
  268. if (!send_mbox(isar, ISAR_HIS_STDSP, 0, 2, NULL)) {
  269. pr_info("ISAR send_mbox start dsp failed\n");
  270. ret = -ETIME;
  271. goto reterror;
  272. }
  273. if (!poll_mbox(isar, 1000)) {
  274. pr_info("ISAR poll_mbox start dsp failed\n");
  275. ret = -ETIME;
  276. goto reterror;
  277. }
  278. if ((isar->iis != ISAR_IIS_STDSP) || isar->cmsb || isar->clsb) {
  279. pr_info("ISAR wrong start dsp response (%x,%x,%x)\n",
  280. isar->iis, isar->cmsb, isar->clsb);
  281. ret = -EIO;
  282. goto reterror;
  283. } else
  284. pr_debug("%s: ISAR start dsp success\n", isar->name);
  285. /* NORMAL mode entered */
  286. /* Enable IRQs of ISAR */
  287. isar->write_reg(isar->hw, ISAR_IRQBIT, ISAR_IRQSTA);
  288. spin_unlock_irqrestore(isar->hwlock, flags);
  289. cnt = 1000; /* max 1s */
  290. while ((!isar->bstat) && cnt) {
  291. mdelay(1);
  292. cnt--;
  293. }
  294. if (!cnt) {
  295. pr_info("ISAR no general status event received\n");
  296. ret = -ETIME;
  297. goto reterrflg;
  298. } else
  299. pr_debug("%s: ISAR general status event %x\n",
  300. isar->name, isar->bstat);
  301. /* 10ms delay */
  302. cnt = 10;
  303. while (cnt--)
  304. mdelay(1);
  305. isar->iis = 0;
  306. spin_lock_irqsave(isar->hwlock, flags);
  307. if (!send_mbox(isar, ISAR_HIS_DIAG, ISAR_CTRL_STST, 0, NULL)) {
  308. pr_info("ISAR send_mbox self tst failed\n");
  309. ret = -ETIME;
  310. goto reterror;
  311. }
  312. spin_unlock_irqrestore(isar->hwlock, flags);
  313. cnt = 10000; /* max 100 ms */
  314. while ((isar->iis != ISAR_IIS_DIAG) && cnt) {
  315. udelay(10);
  316. cnt--;
  317. }
  318. mdelay(1);
  319. if (!cnt) {
  320. pr_info("ISAR no self tst response\n");
  321. ret = -ETIME;
  322. goto reterrflg;
  323. }
  324. if ((isar->cmsb == ISAR_CTRL_STST) && (isar->clsb == 1)
  325. && (isar->buf[0] == 0))
  326. pr_debug("%s: ISAR selftest OK\n", isar->name);
  327. else {
  328. pr_info("ISAR selftest not OK %x/%x/%x\n",
  329. isar->cmsb, isar->clsb, isar->buf[0]);
  330. ret = -EIO;
  331. goto reterrflg;
  332. }
  333. spin_lock_irqsave(isar->hwlock, flags);
  334. isar->iis = 0;
  335. if (!send_mbox(isar, ISAR_HIS_DIAG, ISAR_CTRL_SWVER, 0, NULL)) {
  336. pr_info("ISAR RQST SVN failed\n");
  337. ret = -ETIME;
  338. goto reterror;
  339. }
  340. spin_unlock_irqrestore(isar->hwlock, flags);
  341. cnt = 30000; /* max 300 ms */
  342. while ((isar->iis != ISAR_IIS_DIAG) && cnt) {
  343. udelay(10);
  344. cnt--;
  345. }
  346. mdelay(1);
  347. if (!cnt) {
  348. pr_info("ISAR no SVN response\n");
  349. ret = -ETIME;
  350. goto reterrflg;
  351. } else {
  352. if ((isar->cmsb == ISAR_CTRL_SWVER) && (isar->clsb == 1)) {
  353. pr_notice("%s: ISAR software version %#x\n",
  354. isar->name, isar->buf[0]);
  355. } else {
  356. pr_info("%s: ISAR wrong swver response (%x,%x)"
  357. " cnt(%d)\n", isar->name, isar->cmsb,
  358. isar->clsb, cnt);
  359. ret = -EIO;
  360. goto reterrflg;
  361. }
  362. }
  363. spin_lock_irqsave(isar->hwlock, flags);
  364. isar_setup(isar);
  365. spin_unlock_irqrestore(isar->hwlock, flags);
  366. ret = 0;
  367. reterrflg:
  368. spin_lock_irqsave(isar->hwlock, flags);
  369. reterror:
  370. isar->ch[0].bch.debug = saved_debug;
  371. if (ret)
  372. /* disable ISAR IRQ */
  373. isar->write_reg(isar->hw, ISAR_IRQBIT, 0);
  374. spin_unlock_irqrestore(isar->hwlock, flags);
  375. return ret;
  376. }
  377. static inline void
  378. deliver_status(struct isar_ch *ch, int status)
  379. {
  380. pr_debug("%s: HL->LL FAXIND %x\n", ch->is->name, status);
  381. _queue_data(&ch->bch.ch, PH_CONTROL_IND, status, 0, NULL, GFP_ATOMIC);
  382. }
  383. static inline void
  384. isar_rcv_frame(struct isar_ch *ch)
  385. {
  386. u8 *ptr;
  387. int maxlen;
  388. if (!ch->is->clsb) {
  389. pr_debug("%s; ISAR zero len frame\n", ch->is->name);
  390. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  391. return;
  392. }
  393. if (test_bit(FLG_RX_OFF, &ch->bch.Flags)) {
  394. ch->bch.dropcnt += ch->is->clsb;
  395. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  396. return;
  397. }
  398. switch (ch->bch.state) {
  399. case ISDN_P_NONE:
  400. pr_debug("%s: ISAR protocol 0 spurious IIS_RDATA %x/%x/%x\n",
  401. ch->is->name, ch->is->iis, ch->is->cmsb, ch->is->clsb);
  402. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  403. break;
  404. case ISDN_P_B_RAW:
  405. case ISDN_P_B_L2DTMF:
  406. case ISDN_P_B_MODEM_ASYNC:
  407. maxlen = bchannel_get_rxbuf(&ch->bch, ch->is->clsb);
  408. if (maxlen < 0) {
  409. pr_warn("%s.B%d: No bufferspace for %d bytes\n",
  410. ch->is->name, ch->bch.nr, ch->is->clsb);
  411. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  412. break;
  413. }
  414. rcv_mbox(ch->is, skb_put(ch->bch.rx_skb, ch->is->clsb));
  415. recv_Bchannel(&ch->bch, 0, false);
  416. break;
  417. case ISDN_P_B_HDLC:
  418. maxlen = bchannel_get_rxbuf(&ch->bch, ch->is->clsb);
  419. if (maxlen < 0) {
  420. pr_warn("%s.B%d: No bufferspace for %d bytes\n",
  421. ch->is->name, ch->bch.nr, ch->is->clsb);
  422. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  423. break;
  424. }
  425. if (ch->is->cmsb & HDLC_ERROR) {
  426. pr_debug("%s: ISAR frame error %x len %d\n",
  427. ch->is->name, ch->is->cmsb, ch->is->clsb);
  428. #ifdef ERROR_STATISTIC
  429. if (ch->is->cmsb & HDLC_ERR_RER)
  430. ch->bch.err_inv++;
  431. if (ch->is->cmsb & HDLC_ERR_CER)
  432. ch->bch.err_crc++;
  433. #endif
  434. skb_trim(ch->bch.rx_skb, 0);
  435. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  436. break;
  437. }
  438. if (ch->is->cmsb & HDLC_FSD)
  439. skb_trim(ch->bch.rx_skb, 0);
  440. ptr = skb_put(ch->bch.rx_skb, ch->is->clsb);
  441. rcv_mbox(ch->is, ptr);
  442. if (ch->is->cmsb & HDLC_FED) {
  443. if (ch->bch.rx_skb->len < 3) { /* last 2 are the FCS */
  444. pr_debug("%s: ISAR frame too short %d\n",
  445. ch->is->name, ch->bch.rx_skb->len);
  446. skb_trim(ch->bch.rx_skb, 0);
  447. break;
  448. }
  449. skb_trim(ch->bch.rx_skb, ch->bch.rx_skb->len - 2);
  450. recv_Bchannel(&ch->bch, 0, false);
  451. }
  452. break;
  453. case ISDN_P_B_T30_FAX:
  454. if (ch->state != STFAX_ACTIV) {
  455. pr_debug("%s: isar_rcv_frame: not ACTIV\n",
  456. ch->is->name);
  457. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  458. if (ch->bch.rx_skb)
  459. skb_trim(ch->bch.rx_skb, 0);
  460. break;
  461. }
  462. if (!ch->bch.rx_skb) {
  463. ch->bch.rx_skb = mI_alloc_skb(ch->bch.maxlen,
  464. GFP_ATOMIC);
  465. if (unlikely(!ch->bch.rx_skb)) {
  466. pr_info("%s: B receive out of memory\n",
  467. __func__);
  468. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  469. break;
  470. }
  471. }
  472. if (ch->cmd == PCTRL_CMD_FRM) {
  473. rcv_mbox(ch->is, skb_put(ch->bch.rx_skb, ch->is->clsb));
  474. pr_debug("%s: isar_rcv_frame: %d\n",
  475. ch->is->name, ch->bch.rx_skb->len);
  476. if (ch->is->cmsb & SART_NMD) { /* ABORT */
  477. pr_debug("%s: isar_rcv_frame: no more data\n",
  478. ch->is->name);
  479. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  480. send_mbox(ch->is, SET_DPS(ch->dpath) |
  481. ISAR_HIS_PUMPCTRL, PCTRL_CMD_ESC,
  482. 0, NULL);
  483. ch->state = STFAX_ESCAPE;
  484. /* set_skb_flag(skb, DF_NOMOREDATA); */
  485. }
  486. recv_Bchannel(&ch->bch, 0, false);
  487. if (ch->is->cmsb & SART_NMD)
  488. deliver_status(ch, HW_MOD_NOCARR);
  489. break;
  490. }
  491. if (ch->cmd != PCTRL_CMD_FRH) {
  492. pr_debug("%s: isar_rcv_frame: unknown fax mode %x\n",
  493. ch->is->name, ch->cmd);
  494. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  495. if (ch->bch.rx_skb)
  496. skb_trim(ch->bch.rx_skb, 0);
  497. break;
  498. }
  499. /* PCTRL_CMD_FRH */
  500. if ((ch->bch.rx_skb->len + ch->is->clsb) >
  501. (ch->bch.maxlen + 2)) {
  502. pr_info("%s: %s incoming packet too large\n",
  503. ch->is->name, __func__);
  504. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  505. skb_trim(ch->bch.rx_skb, 0);
  506. break;
  507. } else if (ch->is->cmsb & HDLC_ERROR) {
  508. pr_info("%s: ISAR frame error %x len %d\n",
  509. ch->is->name, ch->is->cmsb, ch->is->clsb);
  510. skb_trim(ch->bch.rx_skb, 0);
  511. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  512. break;
  513. }
  514. if (ch->is->cmsb & HDLC_FSD)
  515. skb_trim(ch->bch.rx_skb, 0);
  516. ptr = skb_put(ch->bch.rx_skb, ch->is->clsb);
  517. rcv_mbox(ch->is, ptr);
  518. if (ch->is->cmsb & HDLC_FED) {
  519. if (ch->bch.rx_skb->len < 3) { /* last 2 are the FCS */
  520. pr_info("%s: ISAR frame too short %d\n",
  521. ch->is->name, ch->bch.rx_skb->len);
  522. skb_trim(ch->bch.rx_skb, 0);
  523. break;
  524. }
  525. skb_trim(ch->bch.rx_skb, ch->bch.rx_skb->len - 2);
  526. recv_Bchannel(&ch->bch, 0, false);
  527. }
  528. if (ch->is->cmsb & SART_NMD) { /* ABORT */
  529. pr_debug("%s: isar_rcv_frame: no more data\n",
  530. ch->is->name);
  531. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  532. if (ch->bch.rx_skb)
  533. skb_trim(ch->bch.rx_skb, 0);
  534. send_mbox(ch->is, SET_DPS(ch->dpath) |
  535. ISAR_HIS_PUMPCTRL, PCTRL_CMD_ESC, 0, NULL);
  536. ch->state = STFAX_ESCAPE;
  537. deliver_status(ch, HW_MOD_NOCARR);
  538. }
  539. break;
  540. default:
  541. pr_info("isar_rcv_frame protocol (%x)error\n", ch->bch.state);
  542. ch->is->write_reg(ch->is->hw, ISAR_IIA, 0);
  543. break;
  544. }
  545. }
  546. static void
  547. isar_fill_fifo(struct isar_ch *ch)
  548. {
  549. int count;
  550. u8 msb;
  551. u8 *ptr;
  552. pr_debug("%s: ch%d tx_skb %d tx_idx %d\n", ch->is->name, ch->bch.nr,
  553. ch->bch.tx_skb ? ch->bch.tx_skb->len : -1, ch->bch.tx_idx);
  554. if (!(ch->is->bstat &
  555. (ch->dpath == 1 ? BSTAT_RDM1 : BSTAT_RDM2)))
  556. return;
  557. if (!ch->bch.tx_skb) {
  558. if (!test_bit(FLG_TX_EMPTY, &ch->bch.Flags) ||
  559. (ch->bch.state != ISDN_P_B_RAW))
  560. return;
  561. count = ch->mml;
  562. /* use the card buffer */
  563. memset(ch->is->buf, ch->bch.fill[0], count);
  564. send_mbox(ch->is, SET_DPS(ch->dpath) | ISAR_HIS_SDATA,
  565. 0, count, ch->is->buf);
  566. return;
  567. }
  568. count = ch->bch.tx_skb->len - ch->bch.tx_idx;
  569. if (count <= 0)
  570. return;
  571. if (count > ch->mml) {
  572. msb = 0;
  573. count = ch->mml;
  574. } else {
  575. msb = HDLC_FED;
  576. }
  577. ptr = ch->bch.tx_skb->data + ch->bch.tx_idx;
  578. if (!ch->bch.tx_idx) {
  579. pr_debug("%s: frame start\n", ch->is->name);
  580. if ((ch->bch.state == ISDN_P_B_T30_FAX) &&
  581. (ch->cmd == PCTRL_CMD_FTH)) {
  582. if (count > 1) {
  583. if ((ptr[0] == 0xff) && (ptr[1] == 0x13)) {
  584. /* last frame */
  585. test_and_set_bit(FLG_LASTDATA,
  586. &ch->bch.Flags);
  587. pr_debug("%s: set LASTDATA\n",
  588. ch->is->name);
  589. if (msb == HDLC_FED)
  590. test_and_set_bit(FLG_DLEETX,
  591. &ch->bch.Flags);
  592. }
  593. }
  594. }
  595. msb |= HDLC_FST;
  596. }
  597. ch->bch.tx_idx += count;
  598. switch (ch->bch.state) {
  599. case ISDN_P_NONE:
  600. pr_info("%s: wrong protocol 0\n", __func__);
  601. break;
  602. case ISDN_P_B_RAW:
  603. case ISDN_P_B_L2DTMF:
  604. case ISDN_P_B_MODEM_ASYNC:
  605. send_mbox(ch->is, SET_DPS(ch->dpath) | ISAR_HIS_SDATA,
  606. 0, count, ptr);
  607. break;
  608. case ISDN_P_B_HDLC:
  609. send_mbox(ch->is, SET_DPS(ch->dpath) | ISAR_HIS_SDATA,
  610. msb, count, ptr);
  611. break;
  612. case ISDN_P_B_T30_FAX:
  613. if (ch->state != STFAX_ACTIV)
  614. pr_debug("%s: not ACTIV\n", ch->is->name);
  615. else if (ch->cmd == PCTRL_CMD_FTH)
  616. send_mbox(ch->is, SET_DPS(ch->dpath) | ISAR_HIS_SDATA,
  617. msb, count, ptr);
  618. else if (ch->cmd == PCTRL_CMD_FTM)
  619. send_mbox(ch->is, SET_DPS(ch->dpath) | ISAR_HIS_SDATA,
  620. 0, count, ptr);
  621. else
  622. pr_debug("%s: not FTH/FTM\n", ch->is->name);
  623. break;
  624. default:
  625. pr_info("%s: protocol(%x) error\n",
  626. __func__, ch->bch.state);
  627. break;
  628. }
  629. }
  630. static inline struct isar_ch *
  631. sel_bch_isar(struct isar_hw *isar, u8 dpath)
  632. {
  633. struct isar_ch *base = &isar->ch[0];
  634. if ((!dpath) || (dpath > 2))
  635. return NULL;
  636. if (base->dpath == dpath)
  637. return base;
  638. base++;
  639. if (base->dpath == dpath)
  640. return base;
  641. return NULL;
  642. }
  643. static void
  644. send_next(struct isar_ch *ch)
  645. {
  646. pr_debug("%s: %s ch%d tx_skb %d tx_idx %d\n", ch->is->name, __func__,
  647. ch->bch.nr, ch->bch.tx_skb ? ch->bch.tx_skb->len : -1,
  648. ch->bch.tx_idx);
  649. if (ch->bch.state == ISDN_P_B_T30_FAX) {
  650. if (ch->cmd == PCTRL_CMD_FTH) {
  651. if (test_bit(FLG_LASTDATA, &ch->bch.Flags)) {
  652. pr_debug("set NMD_DATA\n");
  653. test_and_set_bit(FLG_NMD_DATA, &ch->bch.Flags);
  654. }
  655. } else if (ch->cmd == PCTRL_CMD_FTM) {
  656. if (test_bit(FLG_DLEETX, &ch->bch.Flags)) {
  657. test_and_set_bit(FLG_LASTDATA, &ch->bch.Flags);
  658. test_and_set_bit(FLG_NMD_DATA, &ch->bch.Flags);
  659. }
  660. }
  661. }
  662. dev_kfree_skb(ch->bch.tx_skb);
  663. if (get_next_bframe(&ch->bch)) {
  664. isar_fill_fifo(ch);
  665. test_and_clear_bit(FLG_TX_EMPTY, &ch->bch.Flags);
  666. } else if (test_bit(FLG_TX_EMPTY, &ch->bch.Flags)) {
  667. isar_fill_fifo(ch);
  668. } else {
  669. if (test_and_clear_bit(FLG_DLEETX, &ch->bch.Flags)) {
  670. if (test_and_clear_bit(FLG_LASTDATA,
  671. &ch->bch.Flags)) {
  672. if (test_and_clear_bit(FLG_NMD_DATA,
  673. &ch->bch.Flags)) {
  674. u8 zd = 0;
  675. send_mbox(ch->is, SET_DPS(ch->dpath) |
  676. ISAR_HIS_SDATA, 0x01, 1, &zd);
  677. }
  678. test_and_set_bit(FLG_LL_OK, &ch->bch.Flags);
  679. } else {
  680. deliver_status(ch, HW_MOD_CONNECT);
  681. }
  682. } else if (test_bit(FLG_FILLEMPTY, &ch->bch.Flags)) {
  683. test_and_set_bit(FLG_TX_EMPTY, &ch->bch.Flags);
  684. }
  685. }
  686. }
  687. static void
  688. check_send(struct isar_hw *isar, u8 rdm)
  689. {
  690. struct isar_ch *ch;
  691. pr_debug("%s: rdm %x\n", isar->name, rdm);
  692. if (rdm & BSTAT_RDM1) {
  693. ch = sel_bch_isar(isar, 1);
  694. if (ch && test_bit(FLG_ACTIVE, &ch->bch.Flags)) {
  695. if (ch->bch.tx_skb && (ch->bch.tx_skb->len >
  696. ch->bch.tx_idx))
  697. isar_fill_fifo(ch);
  698. else
  699. send_next(ch);
  700. }
  701. }
  702. if (rdm & BSTAT_RDM2) {
  703. ch = sel_bch_isar(isar, 2);
  704. if (ch && test_bit(FLG_ACTIVE, &ch->bch.Flags)) {
  705. if (ch->bch.tx_skb && (ch->bch.tx_skb->len >
  706. ch->bch.tx_idx))
  707. isar_fill_fifo(ch);
  708. else
  709. send_next(ch);
  710. }
  711. }
  712. }
  713. static const char *dmril[] = {"NO SPEED", "1200/75", "NODEF2", "75/1200", "NODEF4",
  714. "300", "600", "1200", "2400", "4800", "7200",
  715. "9600nt", "9600t", "12000", "14400", "WRONG"};
  716. static const char *dmrim[] = {"NO MOD", "NO DEF", "V32/V32b", "V22", "V21",
  717. "Bell103", "V23", "Bell202", "V17", "V29", "V27ter"};
  718. static void
  719. isar_pump_status_rsp(struct isar_ch *ch) {
  720. u8 ril = ch->is->buf[0];
  721. u8 rim;
  722. if (!test_and_clear_bit(ISAR_RATE_REQ, &ch->is->Flags))
  723. return;
  724. if (ril > 14) {
  725. pr_info("%s: wrong pstrsp ril=%d\n", ch->is->name, ril);
  726. ril = 15;
  727. }
  728. switch (ch->is->buf[1]) {
  729. case 0:
  730. rim = 0;
  731. break;
  732. case 0x20:
  733. rim = 2;
  734. break;
  735. case 0x40:
  736. rim = 3;
  737. break;
  738. case 0x41:
  739. rim = 4;
  740. break;
  741. case 0x51:
  742. rim = 5;
  743. break;
  744. case 0x61:
  745. rim = 6;
  746. break;
  747. case 0x71:
  748. rim = 7;
  749. break;
  750. case 0x82:
  751. rim = 8;
  752. break;
  753. case 0x92:
  754. rim = 9;
  755. break;
  756. case 0xa2:
  757. rim = 10;
  758. break;
  759. default:
  760. rim = 1;
  761. break;
  762. }
  763. sprintf(ch->conmsg, "%s %s", dmril[ril], dmrim[rim]);
  764. pr_debug("%s: pump strsp %s\n", ch->is->name, ch->conmsg);
  765. }
  766. static void
  767. isar_pump_statev_modem(struct isar_ch *ch, u8 devt) {
  768. u8 dps = SET_DPS(ch->dpath);
  769. switch (devt) {
  770. case PSEV_10MS_TIMER:
  771. pr_debug("%s: pump stev TIMER\n", ch->is->name);
  772. break;
  773. case PSEV_CON_ON:
  774. pr_debug("%s: pump stev CONNECT\n", ch->is->name);
  775. deliver_status(ch, HW_MOD_CONNECT);
  776. break;
  777. case PSEV_CON_OFF:
  778. pr_debug("%s: pump stev NO CONNECT\n", ch->is->name);
  779. send_mbox(ch->is, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  780. deliver_status(ch, HW_MOD_NOCARR);
  781. break;
  782. case PSEV_V24_OFF:
  783. pr_debug("%s: pump stev V24 OFF\n", ch->is->name);
  784. break;
  785. case PSEV_CTS_ON:
  786. pr_debug("%s: pump stev CTS ON\n", ch->is->name);
  787. break;
  788. case PSEV_CTS_OFF:
  789. pr_debug("%s pump stev CTS OFF\n", ch->is->name);
  790. break;
  791. case PSEV_DCD_ON:
  792. pr_debug("%s: pump stev CARRIER ON\n", ch->is->name);
  793. test_and_set_bit(ISAR_RATE_REQ, &ch->is->Flags);
  794. send_mbox(ch->is, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  795. break;
  796. case PSEV_DCD_OFF:
  797. pr_debug("%s: pump stev CARRIER OFF\n", ch->is->name);
  798. break;
  799. case PSEV_DSR_ON:
  800. pr_debug("%s: pump stev DSR ON\n", ch->is->name);
  801. break;
  802. case PSEV_DSR_OFF:
  803. pr_debug("%s: pump stev DSR_OFF\n", ch->is->name);
  804. break;
  805. case PSEV_REM_RET:
  806. pr_debug("%s: pump stev REMOTE RETRAIN\n", ch->is->name);
  807. break;
  808. case PSEV_REM_REN:
  809. pr_debug("%s: pump stev REMOTE RENEGOTIATE\n", ch->is->name);
  810. break;
  811. case PSEV_GSTN_CLR:
  812. pr_debug("%s: pump stev GSTN CLEAR\n", ch->is->name);
  813. break;
  814. default:
  815. pr_info("u%s: unknown pump stev %x\n", ch->is->name, devt);
  816. break;
  817. }
  818. }
  819. static void
  820. isar_pump_statev_fax(struct isar_ch *ch, u8 devt) {
  821. u8 dps = SET_DPS(ch->dpath);
  822. u8 p1;
  823. switch (devt) {
  824. case PSEV_10MS_TIMER:
  825. pr_debug("%s: pump stev TIMER\n", ch->is->name);
  826. break;
  827. case PSEV_RSP_READY:
  828. pr_debug("%s: pump stev RSP_READY\n", ch->is->name);
  829. ch->state = STFAX_READY;
  830. deliver_status(ch, HW_MOD_READY);
  831. #ifdef AUTOCON
  832. if (test_bit(BC_FLG_ORIG, &ch->bch.Flags))
  833. isar_pump_cmd(bch, HW_MOD_FRH, 3);
  834. else
  835. isar_pump_cmd(bch, HW_MOD_FTH, 3);
  836. #endif
  837. break;
  838. case PSEV_LINE_TX_H:
  839. if (ch->state == STFAX_LINE) {
  840. pr_debug("%s: pump stev LINE_TX_H\n", ch->is->name);
  841. ch->state = STFAX_CONT;
  842. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  843. PCTRL_CMD_CONT, 0, NULL);
  844. } else {
  845. pr_debug("%s: pump stev LINE_TX_H wrong st %x\n",
  846. ch->is->name, ch->state);
  847. }
  848. break;
  849. case PSEV_LINE_RX_H:
  850. if (ch->state == STFAX_LINE) {
  851. pr_debug("%s: pump stev LINE_RX_H\n", ch->is->name);
  852. ch->state = STFAX_CONT;
  853. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  854. PCTRL_CMD_CONT, 0, NULL);
  855. } else {
  856. pr_debug("%s: pump stev LINE_RX_H wrong st %x\n",
  857. ch->is->name, ch->state);
  858. }
  859. break;
  860. case PSEV_LINE_TX_B:
  861. if (ch->state == STFAX_LINE) {
  862. pr_debug("%s: pump stev LINE_TX_B\n", ch->is->name);
  863. ch->state = STFAX_CONT;
  864. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  865. PCTRL_CMD_CONT, 0, NULL);
  866. } else {
  867. pr_debug("%s: pump stev LINE_TX_B wrong st %x\n",
  868. ch->is->name, ch->state);
  869. }
  870. break;
  871. case PSEV_LINE_RX_B:
  872. if (ch->state == STFAX_LINE) {
  873. pr_debug("%s: pump stev LINE_RX_B\n", ch->is->name);
  874. ch->state = STFAX_CONT;
  875. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  876. PCTRL_CMD_CONT, 0, NULL);
  877. } else {
  878. pr_debug("%s: pump stev LINE_RX_B wrong st %x\n",
  879. ch->is->name, ch->state);
  880. }
  881. break;
  882. case PSEV_RSP_CONN:
  883. if (ch->state == STFAX_CONT) {
  884. pr_debug("%s: pump stev RSP_CONN\n", ch->is->name);
  885. ch->state = STFAX_ACTIV;
  886. test_and_set_bit(ISAR_RATE_REQ, &ch->is->Flags);
  887. send_mbox(ch->is, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  888. if (ch->cmd == PCTRL_CMD_FTH) {
  889. int delay = (ch->mod == 3) ? 1000 : 200;
  890. /* 1s (200 ms) Flags before data */
  891. if (test_and_set_bit(FLG_FTI_RUN,
  892. &ch->bch.Flags))
  893. del_timer(&ch->ftimer);
  894. ch->ftimer.expires =
  895. jiffies + ((delay * HZ) / 1000);
  896. test_and_set_bit(FLG_LL_CONN,
  897. &ch->bch.Flags);
  898. add_timer(&ch->ftimer);
  899. } else {
  900. deliver_status(ch, HW_MOD_CONNECT);
  901. }
  902. } else {
  903. pr_debug("%s: pump stev RSP_CONN wrong st %x\n",
  904. ch->is->name, ch->state);
  905. }
  906. break;
  907. case PSEV_FLAGS_DET:
  908. pr_debug("%s: pump stev FLAGS_DET\n", ch->is->name);
  909. break;
  910. case PSEV_RSP_DISC:
  911. pr_debug("%s: pump stev RSP_DISC state(%d)\n",
  912. ch->is->name, ch->state);
  913. if (ch->state == STFAX_ESCAPE) {
  914. p1 = 5;
  915. switch (ch->newcmd) {
  916. case 0:
  917. ch->state = STFAX_READY;
  918. break;
  919. case PCTRL_CMD_FTM:
  920. p1 = 2;
  921. fallthrough;
  922. case PCTRL_CMD_FTH:
  923. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  924. PCTRL_CMD_SILON, 1, &p1);
  925. ch->state = STFAX_SILDET;
  926. break;
  927. case PCTRL_CMD_FRH:
  928. case PCTRL_CMD_FRM:
  929. ch->mod = ch->newmod;
  930. p1 = ch->newmod;
  931. ch->newmod = 0;
  932. ch->cmd = ch->newcmd;
  933. ch->newcmd = 0;
  934. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  935. ch->cmd, 1, &p1);
  936. ch->state = STFAX_LINE;
  937. ch->try_mod = 3;
  938. break;
  939. default:
  940. pr_debug("%s: RSP_DISC unknown newcmd %x\n",
  941. ch->is->name, ch->newcmd);
  942. break;
  943. }
  944. } else if (ch->state == STFAX_ACTIV) {
  945. if (test_and_clear_bit(FLG_LL_OK, &ch->bch.Flags))
  946. deliver_status(ch, HW_MOD_OK);
  947. else if (ch->cmd == PCTRL_CMD_FRM)
  948. deliver_status(ch, HW_MOD_NOCARR);
  949. else
  950. deliver_status(ch, HW_MOD_FCERROR);
  951. ch->state = STFAX_READY;
  952. } else if (ch->state != STFAX_SILDET) {
  953. /* ignore in STFAX_SILDET */
  954. ch->state = STFAX_READY;
  955. deliver_status(ch, HW_MOD_FCERROR);
  956. }
  957. break;
  958. case PSEV_RSP_SILDET:
  959. pr_debug("%s: pump stev RSP_SILDET\n", ch->is->name);
  960. if (ch->state == STFAX_SILDET) {
  961. ch->mod = ch->newmod;
  962. p1 = ch->newmod;
  963. ch->newmod = 0;
  964. ch->cmd = ch->newcmd;
  965. ch->newcmd = 0;
  966. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  967. ch->cmd, 1, &p1);
  968. ch->state = STFAX_LINE;
  969. ch->try_mod = 3;
  970. }
  971. break;
  972. case PSEV_RSP_SILOFF:
  973. pr_debug("%s: pump stev RSP_SILOFF\n", ch->is->name);
  974. break;
  975. case PSEV_RSP_FCERR:
  976. if (ch->state == STFAX_LINE) {
  977. pr_debug("%s: pump stev RSP_FCERR try %d\n",
  978. ch->is->name, ch->try_mod);
  979. if (ch->try_mod--) {
  980. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL,
  981. ch->cmd, 1, &ch->mod);
  982. break;
  983. }
  984. }
  985. pr_debug("%s: pump stev RSP_FCERR\n", ch->is->name);
  986. ch->state = STFAX_ESCAPE;
  987. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL, PCTRL_CMD_ESC,
  988. 0, NULL);
  989. deliver_status(ch, HW_MOD_FCERROR);
  990. break;
  991. default:
  992. break;
  993. }
  994. }
  995. void
  996. mISDNisar_irq(struct isar_hw *isar)
  997. {
  998. struct isar_ch *ch;
  999. get_irq_infos(isar);
  1000. switch (isar->iis & ISAR_IIS_MSCMSD) {
  1001. case ISAR_IIS_RDATA:
  1002. ch = sel_bch_isar(isar, isar->iis >> 6);
  1003. if (ch)
  1004. isar_rcv_frame(ch);
  1005. else {
  1006. pr_debug("%s: ISAR spurious IIS_RDATA %x/%x/%x\n",
  1007. isar->name, isar->iis, isar->cmsb,
  1008. isar->clsb);
  1009. isar->write_reg(isar->hw, ISAR_IIA, 0);
  1010. }
  1011. break;
  1012. case ISAR_IIS_GSTEV:
  1013. isar->write_reg(isar->hw, ISAR_IIA, 0);
  1014. isar->bstat |= isar->cmsb;
  1015. check_send(isar, isar->cmsb);
  1016. break;
  1017. case ISAR_IIS_BSTEV:
  1018. #ifdef ERROR_STATISTIC
  1019. ch = sel_bch_isar(isar, isar->iis >> 6);
  1020. if (ch) {
  1021. if (isar->cmsb == BSTEV_TBO)
  1022. ch->bch.err_tx++;
  1023. if (isar->cmsb == BSTEV_RBO)
  1024. ch->bch.err_rdo++;
  1025. }
  1026. #endif
  1027. pr_debug("%s: Buffer STEV dpath%d msb(%x)\n",
  1028. isar->name, isar->iis >> 6, isar->cmsb);
  1029. isar->write_reg(isar->hw, ISAR_IIA, 0);
  1030. break;
  1031. case ISAR_IIS_PSTEV:
  1032. ch = sel_bch_isar(isar, isar->iis >> 6);
  1033. if (ch) {
  1034. rcv_mbox(isar, NULL);
  1035. if (ch->bch.state == ISDN_P_B_MODEM_ASYNC)
  1036. isar_pump_statev_modem(ch, isar->cmsb);
  1037. else if (ch->bch.state == ISDN_P_B_T30_FAX)
  1038. isar_pump_statev_fax(ch, isar->cmsb);
  1039. else if (ch->bch.state == ISDN_P_B_RAW) {
  1040. int tt;
  1041. tt = isar->cmsb | 0x30;
  1042. if (tt == 0x3e)
  1043. tt = '*';
  1044. else if (tt == 0x3f)
  1045. tt = '#';
  1046. else if (tt > '9')
  1047. tt += 7;
  1048. tt |= DTMF_TONE_VAL;
  1049. _queue_data(&ch->bch.ch, PH_CONTROL_IND,
  1050. MISDN_ID_ANY, sizeof(tt), &tt,
  1051. GFP_ATOMIC);
  1052. } else
  1053. pr_debug("%s: ISAR IIS_PSTEV pm %d sta %x\n",
  1054. isar->name, ch->bch.state,
  1055. isar->cmsb);
  1056. } else {
  1057. pr_debug("%s: ISAR spurious IIS_PSTEV %x/%x/%x\n",
  1058. isar->name, isar->iis, isar->cmsb,
  1059. isar->clsb);
  1060. isar->write_reg(isar->hw, ISAR_IIA, 0);
  1061. }
  1062. break;
  1063. case ISAR_IIS_PSTRSP:
  1064. ch = sel_bch_isar(isar, isar->iis >> 6);
  1065. if (ch) {
  1066. rcv_mbox(isar, NULL);
  1067. isar_pump_status_rsp(ch);
  1068. } else {
  1069. pr_debug("%s: ISAR spurious IIS_PSTRSP %x/%x/%x\n",
  1070. isar->name, isar->iis, isar->cmsb,
  1071. isar->clsb);
  1072. isar->write_reg(isar->hw, ISAR_IIA, 0);
  1073. }
  1074. break;
  1075. case ISAR_IIS_DIAG:
  1076. case ISAR_IIS_BSTRSP:
  1077. case ISAR_IIS_IOM2RSP:
  1078. rcv_mbox(isar, NULL);
  1079. break;
  1080. case ISAR_IIS_INVMSG:
  1081. rcv_mbox(isar, NULL);
  1082. pr_debug("%s: invalid msg his:%x\n", isar->name, isar->cmsb);
  1083. break;
  1084. default:
  1085. rcv_mbox(isar, NULL);
  1086. pr_debug("%s: unhandled msg iis(%x) ctrl(%x/%x)\n",
  1087. isar->name, isar->iis, isar->cmsb, isar->clsb);
  1088. break;
  1089. }
  1090. }
  1091. EXPORT_SYMBOL(mISDNisar_irq);
  1092. static void
  1093. ftimer_handler(struct timer_list *t)
  1094. {
  1095. struct isar_ch *ch = from_timer(ch, t, ftimer);
  1096. pr_debug("%s: ftimer flags %lx\n", ch->is->name, ch->bch.Flags);
  1097. test_and_clear_bit(FLG_FTI_RUN, &ch->bch.Flags);
  1098. if (test_and_clear_bit(FLG_LL_CONN, &ch->bch.Flags))
  1099. deliver_status(ch, HW_MOD_CONNECT);
  1100. }
  1101. static void
  1102. setup_pump(struct isar_ch *ch) {
  1103. u8 dps = SET_DPS(ch->dpath);
  1104. u8 ctrl, param[6];
  1105. switch (ch->bch.state) {
  1106. case ISDN_P_NONE:
  1107. case ISDN_P_B_RAW:
  1108. case ISDN_P_B_HDLC:
  1109. send_mbox(ch->is, dps | ISAR_HIS_PUMPCFG, PMOD_BYPASS, 0, NULL);
  1110. break;
  1111. case ISDN_P_B_L2DTMF:
  1112. if (test_bit(FLG_DTMFSEND, &ch->bch.Flags)) {
  1113. param[0] = 5; /* TOA 5 db */
  1114. send_mbox(ch->is, dps | ISAR_HIS_PUMPCFG,
  1115. PMOD_DTMF_TRANS, 1, param);
  1116. } else {
  1117. param[0] = 40; /* REL -46 dbm */
  1118. send_mbox(ch->is, dps | ISAR_HIS_PUMPCFG,
  1119. PMOD_DTMF, 1, param);
  1120. }
  1121. fallthrough;
  1122. case ISDN_P_B_MODEM_ASYNC:
  1123. ctrl = PMOD_DATAMODEM;
  1124. if (test_bit(FLG_ORIGIN, &ch->bch.Flags)) {
  1125. ctrl |= PCTRL_ORIG;
  1126. param[5] = PV32P6_CTN;
  1127. } else {
  1128. param[5] = PV32P6_ATN;
  1129. }
  1130. param[0] = 6; /* 6 db */
  1131. param[1] = PV32P2_V23R | PV32P2_V22A | PV32P2_V22B |
  1132. PV32P2_V22C | PV32P2_V21 | PV32P2_BEL;
  1133. param[2] = PV32P3_AMOD | PV32P3_V32B | PV32P3_V23B;
  1134. param[3] = PV32P4_UT144;
  1135. param[4] = PV32P5_UT144;
  1136. send_mbox(ch->is, dps | ISAR_HIS_PUMPCFG, ctrl, 6, param);
  1137. break;
  1138. case ISDN_P_B_T30_FAX:
  1139. ctrl = PMOD_FAX;
  1140. if (test_bit(FLG_ORIGIN, &ch->bch.Flags)) {
  1141. ctrl |= PCTRL_ORIG;
  1142. param[1] = PFAXP2_CTN;
  1143. } else {
  1144. param[1] = PFAXP2_ATN;
  1145. }
  1146. param[0] = 6; /* 6 db */
  1147. send_mbox(ch->is, dps | ISAR_HIS_PUMPCFG, ctrl, 2, param);
  1148. ch->state = STFAX_NULL;
  1149. ch->newcmd = 0;
  1150. ch->newmod = 0;
  1151. test_and_set_bit(FLG_FTI_RUN, &ch->bch.Flags);
  1152. break;
  1153. }
  1154. udelay(1000);
  1155. send_mbox(ch->is, dps | ISAR_HIS_PSTREQ, 0, 0, NULL);
  1156. udelay(1000);
  1157. }
  1158. static void
  1159. setup_sart(struct isar_ch *ch) {
  1160. u8 dps = SET_DPS(ch->dpath);
  1161. u8 ctrl, param[2] = {0, 0};
  1162. switch (ch->bch.state) {
  1163. case ISDN_P_NONE:
  1164. send_mbox(ch->is, dps | ISAR_HIS_SARTCFG, SMODE_DISABLE,
  1165. 0, NULL);
  1166. break;
  1167. case ISDN_P_B_RAW:
  1168. case ISDN_P_B_L2DTMF:
  1169. send_mbox(ch->is, dps | ISAR_HIS_SARTCFG, SMODE_BINARY,
  1170. 2, param);
  1171. break;
  1172. case ISDN_P_B_HDLC:
  1173. case ISDN_P_B_T30_FAX:
  1174. send_mbox(ch->is, dps | ISAR_HIS_SARTCFG, SMODE_HDLC,
  1175. 1, param);
  1176. break;
  1177. case ISDN_P_B_MODEM_ASYNC:
  1178. ctrl = SMODE_V14 | SCTRL_HDMC_BOTH;
  1179. param[0] = S_P1_CHS_8;
  1180. param[1] = S_P2_BFT_DEF;
  1181. send_mbox(ch->is, dps | ISAR_HIS_SARTCFG, ctrl, 2, param);
  1182. break;
  1183. }
  1184. udelay(1000);
  1185. send_mbox(ch->is, dps | ISAR_HIS_BSTREQ, 0, 0, NULL);
  1186. udelay(1000);
  1187. }
  1188. static void
  1189. setup_iom2(struct isar_ch *ch) {
  1190. u8 dps = SET_DPS(ch->dpath);
  1191. u8 cmsb = IOM_CTRL_ENA, msg[5] = {IOM_P1_TXD, 0, 0, 0, 0};
  1192. if (ch->bch.nr == 2) {
  1193. msg[1] = 1;
  1194. msg[3] = 1;
  1195. }
  1196. switch (ch->bch.state) {
  1197. case ISDN_P_NONE:
  1198. cmsb = 0;
  1199. /* dummy slot */
  1200. msg[1] = ch->dpath + 2;
  1201. msg[3] = ch->dpath + 2;
  1202. break;
  1203. case ISDN_P_B_RAW:
  1204. case ISDN_P_B_HDLC:
  1205. break;
  1206. case ISDN_P_B_MODEM_ASYNC:
  1207. case ISDN_P_B_T30_FAX:
  1208. cmsb |= IOM_CTRL_RCV;
  1209. fallthrough;
  1210. case ISDN_P_B_L2DTMF:
  1211. if (test_bit(FLG_DTMFSEND, &ch->bch.Flags))
  1212. cmsb |= IOM_CTRL_RCV;
  1213. cmsb |= IOM_CTRL_ALAW;
  1214. break;
  1215. }
  1216. send_mbox(ch->is, dps | ISAR_HIS_IOM2CFG, cmsb, 5, msg);
  1217. udelay(1000);
  1218. send_mbox(ch->is, dps | ISAR_HIS_IOM2REQ, 0, 0, NULL);
  1219. udelay(1000);
  1220. }
  1221. static int
  1222. modeisar(struct isar_ch *ch, u32 bprotocol)
  1223. {
  1224. /* Here we are selecting the best datapath for requested protocol */
  1225. if (ch->bch.state == ISDN_P_NONE) { /* New Setup */
  1226. switch (bprotocol) {
  1227. case ISDN_P_NONE: /* init */
  1228. if (!ch->dpath)
  1229. /* no init for dpath 0 */
  1230. return 0;
  1231. test_and_clear_bit(FLG_HDLC, &ch->bch.Flags);
  1232. test_and_clear_bit(FLG_TRANSPARENT, &ch->bch.Flags);
  1233. break;
  1234. case ISDN_P_B_RAW:
  1235. case ISDN_P_B_HDLC:
  1236. /* best is datapath 2 */
  1237. if (!test_and_set_bit(ISAR_DP2_USE, &ch->is->Flags))
  1238. ch->dpath = 2;
  1239. else if (!test_and_set_bit(ISAR_DP1_USE,
  1240. &ch->is->Flags))
  1241. ch->dpath = 1;
  1242. else {
  1243. pr_info("modeisar both paths in use\n");
  1244. return -EBUSY;
  1245. }
  1246. if (bprotocol == ISDN_P_B_HDLC)
  1247. test_and_set_bit(FLG_HDLC, &ch->bch.Flags);
  1248. else
  1249. test_and_set_bit(FLG_TRANSPARENT,
  1250. &ch->bch.Flags);
  1251. break;
  1252. case ISDN_P_B_MODEM_ASYNC:
  1253. case ISDN_P_B_T30_FAX:
  1254. case ISDN_P_B_L2DTMF:
  1255. /* only datapath 1 */
  1256. if (!test_and_set_bit(ISAR_DP1_USE, &ch->is->Flags))
  1257. ch->dpath = 1;
  1258. else {
  1259. pr_info("%s: ISAR modeisar analog functions"
  1260. "only with DP1\n", ch->is->name);
  1261. return -EBUSY;
  1262. }
  1263. break;
  1264. default:
  1265. pr_info("%s: protocol not known %x\n", ch->is->name,
  1266. bprotocol);
  1267. return -ENOPROTOOPT;
  1268. }
  1269. }
  1270. pr_debug("%s: ISAR ch%d dp%d protocol %x->%x\n", ch->is->name,
  1271. ch->bch.nr, ch->dpath, ch->bch.state, bprotocol);
  1272. ch->bch.state = bprotocol;
  1273. setup_pump(ch);
  1274. setup_iom2(ch);
  1275. setup_sart(ch);
  1276. if (ch->bch.state == ISDN_P_NONE) {
  1277. /* Clear resources */
  1278. if (ch->dpath == 1)
  1279. test_and_clear_bit(ISAR_DP1_USE, &ch->is->Flags);
  1280. else if (ch->dpath == 2)
  1281. test_and_clear_bit(ISAR_DP2_USE, &ch->is->Flags);
  1282. ch->dpath = 0;
  1283. ch->is->ctrl(ch->is->hw, HW_DEACT_IND, ch->bch.nr);
  1284. } else
  1285. ch->is->ctrl(ch->is->hw, HW_ACTIVATE_IND, ch->bch.nr);
  1286. return 0;
  1287. }
  1288. static void
  1289. isar_pump_cmd(struct isar_ch *ch, u32 cmd, u8 para)
  1290. {
  1291. u8 dps = SET_DPS(ch->dpath);
  1292. u8 ctrl = 0, nom = 0, p1 = 0;
  1293. pr_debug("%s: isar_pump_cmd %x/%x state(%x)\n",
  1294. ch->is->name, cmd, para, ch->bch.state);
  1295. switch (cmd) {
  1296. case HW_MOD_FTM:
  1297. if (ch->state == STFAX_READY) {
  1298. p1 = para;
  1299. ctrl = PCTRL_CMD_FTM;
  1300. nom = 1;
  1301. ch->state = STFAX_LINE;
  1302. ch->cmd = ctrl;
  1303. ch->mod = para;
  1304. ch->newmod = 0;
  1305. ch->newcmd = 0;
  1306. ch->try_mod = 3;
  1307. } else if ((ch->state == STFAX_ACTIV) &&
  1308. (ch->cmd == PCTRL_CMD_FTM) && (ch->mod == para))
  1309. deliver_status(ch, HW_MOD_CONNECT);
  1310. else {
  1311. ch->newmod = para;
  1312. ch->newcmd = PCTRL_CMD_FTM;
  1313. nom = 0;
  1314. ctrl = PCTRL_CMD_ESC;
  1315. ch->state = STFAX_ESCAPE;
  1316. }
  1317. break;
  1318. case HW_MOD_FTH:
  1319. if (ch->state == STFAX_READY) {
  1320. p1 = para;
  1321. ctrl = PCTRL_CMD_FTH;
  1322. nom = 1;
  1323. ch->state = STFAX_LINE;
  1324. ch->cmd = ctrl;
  1325. ch->mod = para;
  1326. ch->newmod = 0;
  1327. ch->newcmd = 0;
  1328. ch->try_mod = 3;
  1329. } else if ((ch->state == STFAX_ACTIV) &&
  1330. (ch->cmd == PCTRL_CMD_FTH) && (ch->mod == para))
  1331. deliver_status(ch, HW_MOD_CONNECT);
  1332. else {
  1333. ch->newmod = para;
  1334. ch->newcmd = PCTRL_CMD_FTH;
  1335. nom = 0;
  1336. ctrl = PCTRL_CMD_ESC;
  1337. ch->state = STFAX_ESCAPE;
  1338. }
  1339. break;
  1340. case HW_MOD_FRM:
  1341. if (ch->state == STFAX_READY) {
  1342. p1 = para;
  1343. ctrl = PCTRL_CMD_FRM;
  1344. nom = 1;
  1345. ch->state = STFAX_LINE;
  1346. ch->cmd = ctrl;
  1347. ch->mod = para;
  1348. ch->newmod = 0;
  1349. ch->newcmd = 0;
  1350. ch->try_mod = 3;
  1351. } else if ((ch->state == STFAX_ACTIV) &&
  1352. (ch->cmd == PCTRL_CMD_FRM) && (ch->mod == para))
  1353. deliver_status(ch, HW_MOD_CONNECT);
  1354. else {
  1355. ch->newmod = para;
  1356. ch->newcmd = PCTRL_CMD_FRM;
  1357. nom = 0;
  1358. ctrl = PCTRL_CMD_ESC;
  1359. ch->state = STFAX_ESCAPE;
  1360. }
  1361. break;
  1362. case HW_MOD_FRH:
  1363. if (ch->state == STFAX_READY) {
  1364. p1 = para;
  1365. ctrl = PCTRL_CMD_FRH;
  1366. nom = 1;
  1367. ch->state = STFAX_LINE;
  1368. ch->cmd = ctrl;
  1369. ch->mod = para;
  1370. ch->newmod = 0;
  1371. ch->newcmd = 0;
  1372. ch->try_mod = 3;
  1373. } else if ((ch->state == STFAX_ACTIV) &&
  1374. (ch->cmd == PCTRL_CMD_FRH) && (ch->mod == para))
  1375. deliver_status(ch, HW_MOD_CONNECT);
  1376. else {
  1377. ch->newmod = para;
  1378. ch->newcmd = PCTRL_CMD_FRH;
  1379. nom = 0;
  1380. ctrl = PCTRL_CMD_ESC;
  1381. ch->state = STFAX_ESCAPE;
  1382. }
  1383. break;
  1384. case PCTRL_CMD_TDTMF:
  1385. p1 = para;
  1386. nom = 1;
  1387. ctrl = PCTRL_CMD_TDTMF;
  1388. break;
  1389. }
  1390. if (ctrl)
  1391. send_mbox(ch->is, dps | ISAR_HIS_PUMPCTRL, ctrl, nom, &p1);
  1392. }
  1393. static void
  1394. isar_setup(struct isar_hw *isar)
  1395. {
  1396. u8 msg;
  1397. int i;
  1398. /* Dpath 1, 2 */
  1399. msg = 61;
  1400. for (i = 0; i < 2; i++) {
  1401. /* Buffer Config */
  1402. send_mbox(isar, (i ? ISAR_HIS_DPS2 : ISAR_HIS_DPS1) |
  1403. ISAR_HIS_P12CFG, 4, 1, &msg);
  1404. isar->ch[i].mml = msg;
  1405. isar->ch[i].bch.state = 0;
  1406. isar->ch[i].dpath = i + 1;
  1407. modeisar(&isar->ch[i], ISDN_P_NONE);
  1408. }
  1409. }
  1410. static int
  1411. isar_l2l1(struct mISDNchannel *ch, struct sk_buff *skb)
  1412. {
  1413. struct bchannel *bch = container_of(ch, struct bchannel, ch);
  1414. struct isar_ch *ich = container_of(bch, struct isar_ch, bch);
  1415. int ret = -EINVAL;
  1416. struct mISDNhead *hh = mISDN_HEAD_P(skb);
  1417. u32 id, *val;
  1418. u_long flags;
  1419. switch (hh->prim) {
  1420. case PH_DATA_REQ:
  1421. spin_lock_irqsave(ich->is->hwlock, flags);
  1422. ret = bchannel_senddata(bch, skb);
  1423. if (ret > 0) { /* direct TX */
  1424. ret = 0;
  1425. isar_fill_fifo(ich);
  1426. }
  1427. spin_unlock_irqrestore(ich->is->hwlock, flags);
  1428. return ret;
  1429. case PH_ACTIVATE_REQ:
  1430. spin_lock_irqsave(ich->is->hwlock, flags);
  1431. if (!test_and_set_bit(FLG_ACTIVE, &bch->Flags))
  1432. ret = modeisar(ich, ch->protocol);
  1433. else
  1434. ret = 0;
  1435. spin_unlock_irqrestore(ich->is->hwlock, flags);
  1436. if (!ret)
  1437. _queue_data(ch, PH_ACTIVATE_IND, MISDN_ID_ANY, 0,
  1438. NULL, GFP_KERNEL);
  1439. break;
  1440. case PH_DEACTIVATE_REQ:
  1441. spin_lock_irqsave(ich->is->hwlock, flags);
  1442. mISDN_clear_bchannel(bch);
  1443. modeisar(ich, ISDN_P_NONE);
  1444. spin_unlock_irqrestore(ich->is->hwlock, flags);
  1445. _queue_data(ch, PH_DEACTIVATE_IND, MISDN_ID_ANY, 0,
  1446. NULL, GFP_KERNEL);
  1447. ret = 0;
  1448. break;
  1449. case PH_CONTROL_REQ:
  1450. val = (u32 *)skb->data;
  1451. pr_debug("%s: PH_CONTROL | REQUEST %x/%x\n", ich->is->name,
  1452. hh->id, *val);
  1453. if ((hh->id == 0) && ((*val & ~DTMF_TONE_MASK) ==
  1454. DTMF_TONE_VAL)) {
  1455. if (bch->state == ISDN_P_B_L2DTMF) {
  1456. char tt = *val & DTMF_TONE_MASK;
  1457. if (tt == '*')
  1458. tt = 0x1e;
  1459. else if (tt == '#')
  1460. tt = 0x1f;
  1461. else if (tt > '9')
  1462. tt -= 7;
  1463. tt &= 0x1f;
  1464. spin_lock_irqsave(ich->is->hwlock, flags);
  1465. isar_pump_cmd(ich, PCTRL_CMD_TDTMF, tt);
  1466. spin_unlock_irqrestore(ich->is->hwlock, flags);
  1467. } else {
  1468. pr_info("%s: DTMF send wrong protocol %x\n",
  1469. __func__, bch->state);
  1470. return -EINVAL;
  1471. }
  1472. } else if ((hh->id == HW_MOD_FRM) || (hh->id == HW_MOD_FRH) ||
  1473. (hh->id == HW_MOD_FTM) || (hh->id == HW_MOD_FTH)) {
  1474. for (id = 0; id < FAXMODCNT; id++)
  1475. if (faxmodulation[id] == *val)
  1476. break;
  1477. if ((FAXMODCNT > id) &&
  1478. test_bit(FLG_INITIALIZED, &bch->Flags)) {
  1479. pr_debug("%s: isar: new mod\n", ich->is->name);
  1480. isar_pump_cmd(ich, hh->id, *val);
  1481. ret = 0;
  1482. } else {
  1483. pr_info("%s: wrong modulation\n",
  1484. ich->is->name);
  1485. ret = -EINVAL;
  1486. }
  1487. } else if (hh->id == HW_MOD_LASTDATA)
  1488. test_and_set_bit(FLG_DLEETX, &bch->Flags);
  1489. else {
  1490. pr_info("%s: unknown PH_CONTROL_REQ %x\n",
  1491. ich->is->name, hh->id);
  1492. ret = -EINVAL;
  1493. }
  1494. fallthrough;
  1495. default:
  1496. pr_info("%s: %s unknown prim(%x,%x)\n",
  1497. ich->is->name, __func__, hh->prim, hh->id);
  1498. ret = -EINVAL;
  1499. }
  1500. if (!ret)
  1501. dev_kfree_skb(skb);
  1502. return ret;
  1503. }
  1504. static int
  1505. channel_bctrl(struct bchannel *bch, struct mISDN_ctrl_req *cq)
  1506. {
  1507. return mISDN_ctrl_bchannel(bch, cq);
  1508. }
  1509. static int
  1510. isar_bctrl(struct mISDNchannel *ch, u32 cmd, void *arg)
  1511. {
  1512. struct bchannel *bch = container_of(ch, struct bchannel, ch);
  1513. struct isar_ch *ich = container_of(bch, struct isar_ch, bch);
  1514. int ret = -EINVAL;
  1515. u_long flags;
  1516. pr_debug("%s: %s cmd:%x %p\n", ich->is->name, __func__, cmd, arg);
  1517. switch (cmd) {
  1518. case CLOSE_CHANNEL:
  1519. test_and_clear_bit(FLG_OPEN, &bch->Flags);
  1520. cancel_work_sync(&bch->workq);
  1521. spin_lock_irqsave(ich->is->hwlock, flags);
  1522. mISDN_clear_bchannel(bch);
  1523. modeisar(ich, ISDN_P_NONE);
  1524. spin_unlock_irqrestore(ich->is->hwlock, flags);
  1525. ch->protocol = ISDN_P_NONE;
  1526. ch->peer = NULL;
  1527. module_put(ich->is->owner);
  1528. ret = 0;
  1529. break;
  1530. case CONTROL_CHANNEL:
  1531. ret = channel_bctrl(bch, arg);
  1532. break;
  1533. default:
  1534. pr_info("%s: %s unknown prim(%x)\n",
  1535. ich->is->name, __func__, cmd);
  1536. }
  1537. return ret;
  1538. }
  1539. static void
  1540. free_isar(struct isar_hw *isar)
  1541. {
  1542. modeisar(&isar->ch[0], ISDN_P_NONE);
  1543. modeisar(&isar->ch[1], ISDN_P_NONE);
  1544. del_timer(&isar->ch[0].ftimer);
  1545. del_timer(&isar->ch[1].ftimer);
  1546. test_and_clear_bit(FLG_INITIALIZED, &isar->ch[0].bch.Flags);
  1547. test_and_clear_bit(FLG_INITIALIZED, &isar->ch[1].bch.Flags);
  1548. }
  1549. static int
  1550. init_isar(struct isar_hw *isar)
  1551. {
  1552. int cnt = 3;
  1553. while (cnt--) {
  1554. isar->version = ISARVersion(isar);
  1555. if (isar->ch[0].bch.debug & DEBUG_HW)
  1556. pr_notice("%s: Testing version %d (%d time)\n",
  1557. isar->name, isar->version, 3 - cnt);
  1558. if (isar->version == 1)
  1559. break;
  1560. isar->ctrl(isar->hw, HW_RESET_REQ, 0);
  1561. }
  1562. if (isar->version != 1)
  1563. return -EINVAL;
  1564. timer_setup(&isar->ch[0].ftimer, ftimer_handler, 0);
  1565. test_and_set_bit(FLG_INITIALIZED, &isar->ch[0].bch.Flags);
  1566. timer_setup(&isar->ch[1].ftimer, ftimer_handler, 0);
  1567. test_and_set_bit(FLG_INITIALIZED, &isar->ch[1].bch.Flags);
  1568. return 0;
  1569. }
  1570. static int
  1571. isar_open(struct isar_hw *isar, struct channel_req *rq)
  1572. {
  1573. struct bchannel *bch;
  1574. if (rq->adr.channel == 0 || rq->adr.channel > 2)
  1575. return -EINVAL;
  1576. if (rq->protocol == ISDN_P_NONE)
  1577. return -EINVAL;
  1578. bch = &isar->ch[rq->adr.channel - 1].bch;
  1579. if (test_and_set_bit(FLG_OPEN, &bch->Flags))
  1580. return -EBUSY; /* b-channel can be only open once */
  1581. bch->ch.protocol = rq->protocol;
  1582. rq->ch = &bch->ch;
  1583. return 0;
  1584. }
  1585. u32
  1586. mISDNisar_init(struct isar_hw *isar, void *hw)
  1587. {
  1588. u32 ret, i;
  1589. isar->hw = hw;
  1590. for (i = 0; i < 2; i++) {
  1591. isar->ch[i].bch.nr = i + 1;
  1592. mISDN_initbchannel(&isar->ch[i].bch, MAX_DATA_MEM, 32);
  1593. isar->ch[i].bch.ch.nr = i + 1;
  1594. isar->ch[i].bch.ch.send = &isar_l2l1;
  1595. isar->ch[i].bch.ch.ctrl = isar_bctrl;
  1596. isar->ch[i].bch.hw = hw;
  1597. isar->ch[i].is = isar;
  1598. }
  1599. isar->init = &init_isar;
  1600. isar->release = &free_isar;
  1601. isar->firmware = &load_firmware;
  1602. isar->open = &isar_open;
  1603. ret = (1 << (ISDN_P_B_RAW & ISDN_P_B_MASK)) |
  1604. (1 << (ISDN_P_B_HDLC & ISDN_P_B_MASK)) |
  1605. (1 << (ISDN_P_B_L2DTMF & ISDN_P_B_MASK)) |
  1606. (1 << (ISDN_P_B_MODEM_ASYNC & ISDN_P_B_MASK)) |
  1607. (1 << (ISDN_P_B_T30_FAX & ISDN_P_B_MASK));
  1608. return ret;
  1609. }
  1610. EXPORT_SYMBOL(mISDNisar_init);
  1611. static int __init isar_mod_init(void)
  1612. {
  1613. pr_notice("mISDN: ISAR driver Rev. %s\n", ISAR_REV);
  1614. return 0;
  1615. }
  1616. static void __exit isar_mod_cleanup(void)
  1617. {
  1618. pr_notice("mISDN: ISAR module unloaded\n");
  1619. }
  1620. module_init(isar_mod_init);
  1621. module_exit(isar_mod_cleanup);