bcm-keypad.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. // Copyright (C) 2014 Broadcom Corporation
  3. #include <linux/bitops.h>
  4. #include <linux/clk.h>
  5. #include <linux/gfp.h>
  6. #include <linux/io.h>
  7. #include <linux/input.h>
  8. #include <linux/input/matrix_keypad.h>
  9. #include <linux/interrupt.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/platform_device.h>
  13. #include <linux/stddef.h>
  14. #include <linux/types.h>
  15. #define DEFAULT_CLK_HZ 31250
  16. #define MAX_ROWS 8
  17. #define MAX_COLS 8
  18. /* Register/field definitions */
  19. #define KPCR_OFFSET 0x00000080
  20. #define KPCR_MODE 0x00000002
  21. #define KPCR_MODE_SHIFT 1
  22. #define KPCR_MODE_MASK 1
  23. #define KPCR_ENABLE 0x00000001
  24. #define KPCR_STATUSFILTERENABLE 0x00008000
  25. #define KPCR_STATUSFILTERTYPE_SHIFT 12
  26. #define KPCR_COLFILTERENABLE 0x00000800
  27. #define KPCR_COLFILTERTYPE_SHIFT 8
  28. #define KPCR_ROWWIDTH_SHIFT 20
  29. #define KPCR_COLUMNWIDTH_SHIFT 16
  30. #define KPIOR_OFFSET 0x00000084
  31. #define KPIOR_ROWOCONTRL_SHIFT 24
  32. #define KPIOR_ROWOCONTRL_MASK 0xFF000000
  33. #define KPIOR_COLUMNOCONTRL_SHIFT 16
  34. #define KPIOR_COLUMNOCONTRL_MASK 0x00FF0000
  35. #define KPIOR_COLUMN_IO_DATA_SHIFT 0
  36. #define KPEMR0_OFFSET 0x00000090
  37. #define KPEMR1_OFFSET 0x00000094
  38. #define KPEMR2_OFFSET 0x00000098
  39. #define KPEMR3_OFFSET 0x0000009C
  40. #define KPEMR_EDGETYPE_BOTH 3
  41. #define KPSSR0_OFFSET 0x000000A0
  42. #define KPSSR1_OFFSET 0x000000A4
  43. #define KPSSRN_OFFSET(reg_n) (KPSSR0_OFFSET + 4 * (reg_n))
  44. #define KPIMR0_OFFSET 0x000000B0
  45. #define KPIMR1_OFFSET 0x000000B4
  46. #define KPICR0_OFFSET 0x000000B8
  47. #define KPICR1_OFFSET 0x000000BC
  48. #define KPICRN_OFFSET(reg_n) (KPICR0_OFFSET + 4 * (reg_n))
  49. #define KPISR0_OFFSET 0x000000C0
  50. #define KPISR1_OFFSET 0x000000C4
  51. #define KPCR_STATUSFILTERTYPE_MAX 7
  52. #define KPCR_COLFILTERTYPE_MAX 7
  53. /* Macros to determine the row/column from a bit that is set in SSR0/1. */
  54. #define BIT_TO_ROW_SSRN(bit_nr, reg_n) (((bit_nr) >> 3) + 4 * (reg_n))
  55. #define BIT_TO_COL(bit_nr) ((bit_nr) % 8)
  56. /* Structure representing various run-time entities */
  57. struct bcm_kp {
  58. void __iomem *base;
  59. int irq;
  60. struct clk *clk;
  61. struct input_dev *input_dev;
  62. unsigned long last_state[2];
  63. unsigned int n_rows;
  64. unsigned int n_cols;
  65. u32 kpcr;
  66. u32 kpior;
  67. u32 kpemr;
  68. u32 imr0_val;
  69. u32 imr1_val;
  70. };
  71. /*
  72. * Returns the keycode from the input device keymap given the row and
  73. * column.
  74. */
  75. static int bcm_kp_get_keycode(struct bcm_kp *kp, int row, int col)
  76. {
  77. unsigned int row_shift = get_count_order(kp->n_cols);
  78. unsigned short *keymap = kp->input_dev->keycode;
  79. return keymap[MATRIX_SCAN_CODE(row, col, row_shift)];
  80. }
  81. static void bcm_kp_report_keys(struct bcm_kp *kp, int reg_num, int pull_mode)
  82. {
  83. unsigned long state, change;
  84. int bit_nr;
  85. int key_press;
  86. int row, col;
  87. unsigned int keycode;
  88. /* Clear interrupts */
  89. writel(0xFFFFFFFF, kp->base + KPICRN_OFFSET(reg_num));
  90. state = readl(kp->base + KPSSRN_OFFSET(reg_num));
  91. change = kp->last_state[reg_num] ^ state;
  92. kp->last_state[reg_num] = state;
  93. for_each_set_bit(bit_nr, &change, BITS_PER_LONG) {
  94. key_press = state & BIT(bit_nr);
  95. /* The meaning of SSR register depends on pull mode. */
  96. key_press = pull_mode ? !key_press : key_press;
  97. row = BIT_TO_ROW_SSRN(bit_nr, reg_num);
  98. col = BIT_TO_COL(bit_nr);
  99. keycode = bcm_kp_get_keycode(kp, row, col);
  100. input_report_key(kp->input_dev, keycode, key_press);
  101. }
  102. }
  103. static irqreturn_t bcm_kp_isr_thread(int irq, void *dev_id)
  104. {
  105. struct bcm_kp *kp = dev_id;
  106. int pull_mode = (kp->kpcr >> KPCR_MODE_SHIFT) & KPCR_MODE_MASK;
  107. int reg_num;
  108. for (reg_num = 0; reg_num <= 1; reg_num++)
  109. bcm_kp_report_keys(kp, reg_num, pull_mode);
  110. input_sync(kp->input_dev);
  111. return IRQ_HANDLED;
  112. }
  113. static int bcm_kp_start(struct bcm_kp *kp)
  114. {
  115. int error;
  116. if (kp->clk) {
  117. error = clk_prepare_enable(kp->clk);
  118. if (error)
  119. return error;
  120. }
  121. writel(kp->kpior, kp->base + KPIOR_OFFSET);
  122. writel(kp->imr0_val, kp->base + KPIMR0_OFFSET);
  123. writel(kp->imr1_val, kp->base + KPIMR1_OFFSET);
  124. writel(kp->kpemr, kp->base + KPEMR0_OFFSET);
  125. writel(kp->kpemr, kp->base + KPEMR1_OFFSET);
  126. writel(kp->kpemr, kp->base + KPEMR2_OFFSET);
  127. writel(kp->kpemr, kp->base + KPEMR3_OFFSET);
  128. writel(0xFFFFFFFF, kp->base + KPICR0_OFFSET);
  129. writel(0xFFFFFFFF, kp->base + KPICR1_OFFSET);
  130. kp->last_state[0] = readl(kp->base + KPSSR0_OFFSET);
  131. kp->last_state[0] = readl(kp->base + KPSSR1_OFFSET);
  132. writel(kp->kpcr | KPCR_ENABLE, kp->base + KPCR_OFFSET);
  133. return 0;
  134. }
  135. static void bcm_kp_stop(const struct bcm_kp *kp)
  136. {
  137. u32 val;
  138. val = readl(kp->base + KPCR_OFFSET);
  139. val &= ~KPCR_ENABLE;
  140. writel(0, kp->base + KPCR_OFFSET);
  141. writel(0, kp->base + KPIMR0_OFFSET);
  142. writel(0, kp->base + KPIMR1_OFFSET);
  143. writel(0xFFFFFFFF, kp->base + KPICR0_OFFSET);
  144. writel(0xFFFFFFFF, kp->base + KPICR1_OFFSET);
  145. clk_disable_unprepare(kp->clk);
  146. }
  147. static int bcm_kp_open(struct input_dev *dev)
  148. {
  149. struct bcm_kp *kp = input_get_drvdata(dev);
  150. return bcm_kp_start(kp);
  151. }
  152. static void bcm_kp_close(struct input_dev *dev)
  153. {
  154. struct bcm_kp *kp = input_get_drvdata(dev);
  155. bcm_kp_stop(kp);
  156. }
  157. static int bcm_kp_matrix_key_parse_dt(struct bcm_kp *kp)
  158. {
  159. struct device *dev = kp->input_dev->dev.parent;
  160. struct device_node *np = dev->of_node;
  161. int error;
  162. unsigned int dt_val;
  163. unsigned int i;
  164. unsigned int num_rows, col_mask, rows_set;
  165. /* Initialize the KPCR Keypad Configuration Register */
  166. kp->kpcr = KPCR_STATUSFILTERENABLE | KPCR_COLFILTERENABLE;
  167. error = matrix_keypad_parse_properties(dev, &kp->n_rows, &kp->n_cols);
  168. if (error) {
  169. dev_err(dev, "failed to parse kp params\n");
  170. return error;
  171. }
  172. /* Set row width for the ASIC block. */
  173. kp->kpcr |= (kp->n_rows - 1) << KPCR_ROWWIDTH_SHIFT;
  174. /* Set column width for the ASIC block. */
  175. kp->kpcr |= (kp->n_cols - 1) << KPCR_COLUMNWIDTH_SHIFT;
  176. /* Configure the IMR registers */
  177. /*
  178. * IMR registers contain interrupt enable bits for 8x8 matrix
  179. * IMR0 register format: <row3> <row2> <row1> <row0>
  180. * IMR1 register format: <row7> <row6> <row5> <row4>
  181. */
  182. col_mask = (1 << (kp->n_cols)) - 1;
  183. num_rows = kp->n_rows;
  184. /* Set column bits in rows 0 to 3 in IMR0 */
  185. kp->imr0_val = col_mask;
  186. rows_set = 1;
  187. while (--num_rows && rows_set++ < 4)
  188. kp->imr0_val |= kp->imr0_val << MAX_COLS;
  189. /* Set column bits in rows 4 to 7 in IMR1 */
  190. kp->imr1_val = 0;
  191. if (num_rows) {
  192. kp->imr1_val = col_mask;
  193. while (--num_rows)
  194. kp->imr1_val |= kp->imr1_val << MAX_COLS;
  195. }
  196. /* Initialize the KPEMR Keypress Edge Mode Registers */
  197. /* Trigger on both edges */
  198. kp->kpemr = 0;
  199. for (i = 0; i <= 30; i += 2)
  200. kp->kpemr |= (KPEMR_EDGETYPE_BOTH << i);
  201. /*
  202. * Obtain the Status filter debounce value and verify against the
  203. * possible values specified in the DT binding.
  204. */
  205. of_property_read_u32(np, "status-debounce-filter-period", &dt_val);
  206. if (dt_val > KPCR_STATUSFILTERTYPE_MAX) {
  207. dev_err(dev, "Invalid Status filter debounce value %d\n",
  208. dt_val);
  209. return -EINVAL;
  210. }
  211. kp->kpcr |= dt_val << KPCR_STATUSFILTERTYPE_SHIFT;
  212. /*
  213. * Obtain the Column filter debounce value and verify against the
  214. * possible values specified in the DT binding.
  215. */
  216. of_property_read_u32(np, "col-debounce-filter-period", &dt_val);
  217. if (dt_val > KPCR_COLFILTERTYPE_MAX) {
  218. dev_err(dev, "Invalid Column filter debounce value %d\n",
  219. dt_val);
  220. return -EINVAL;
  221. }
  222. kp->kpcr |= dt_val << KPCR_COLFILTERTYPE_SHIFT;
  223. /*
  224. * Determine between the row and column,
  225. * which should be configured as output.
  226. */
  227. if (of_property_read_bool(np, "row-output-enabled")) {
  228. /*
  229. * Set RowOContrl or ColumnOContrl in KPIOR
  230. * to the number of pins to drive as outputs
  231. */
  232. kp->kpior = ((1 << kp->n_rows) - 1) <<
  233. KPIOR_ROWOCONTRL_SHIFT;
  234. } else {
  235. kp->kpior = ((1 << kp->n_cols) - 1) <<
  236. KPIOR_COLUMNOCONTRL_SHIFT;
  237. }
  238. /*
  239. * Determine if the scan pull up needs to be enabled
  240. */
  241. if (of_property_read_bool(np, "pull-up-enabled"))
  242. kp->kpcr |= KPCR_MODE;
  243. dev_dbg(dev, "n_rows=%d n_col=%d kpcr=%x kpior=%x kpemr=%x\n",
  244. kp->n_rows, kp->n_cols,
  245. kp->kpcr, kp->kpior, kp->kpemr);
  246. return 0;
  247. }
  248. static int bcm_kp_probe(struct platform_device *pdev)
  249. {
  250. struct bcm_kp *kp;
  251. struct input_dev *input_dev;
  252. struct resource *res;
  253. int error;
  254. kp = devm_kzalloc(&pdev->dev, sizeof(*kp), GFP_KERNEL);
  255. if (!kp)
  256. return -ENOMEM;
  257. input_dev = devm_input_allocate_device(&pdev->dev);
  258. if (!input_dev) {
  259. dev_err(&pdev->dev, "failed to allocate the input device\n");
  260. return -ENOMEM;
  261. }
  262. __set_bit(EV_KEY, input_dev->evbit);
  263. /* Enable auto repeat feature of Linux input subsystem */
  264. if (of_property_read_bool(pdev->dev.of_node, "autorepeat"))
  265. __set_bit(EV_REP, input_dev->evbit);
  266. input_dev->name = pdev->name;
  267. input_dev->phys = "keypad/input0";
  268. input_dev->dev.parent = &pdev->dev;
  269. input_dev->open = bcm_kp_open;
  270. input_dev->close = bcm_kp_close;
  271. input_dev->id.bustype = BUS_HOST;
  272. input_dev->id.vendor = 0x0001;
  273. input_dev->id.product = 0x0001;
  274. input_dev->id.version = 0x0100;
  275. input_set_drvdata(input_dev, kp);
  276. kp->input_dev = input_dev;
  277. error = bcm_kp_matrix_key_parse_dt(kp);
  278. if (error)
  279. return error;
  280. error = matrix_keypad_build_keymap(NULL, NULL,
  281. kp->n_rows, kp->n_cols,
  282. NULL, input_dev);
  283. if (error) {
  284. dev_err(&pdev->dev, "failed to build keymap\n");
  285. return error;
  286. }
  287. /* Get the KEYPAD base address */
  288. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  289. if (!res) {
  290. dev_err(&pdev->dev, "Missing keypad base address resource\n");
  291. return -ENODEV;
  292. }
  293. kp->base = devm_ioremap_resource(&pdev->dev, res);
  294. if (IS_ERR(kp->base))
  295. return PTR_ERR(kp->base);
  296. /* Enable clock */
  297. kp->clk = devm_clk_get(&pdev->dev, "peri_clk");
  298. if (IS_ERR(kp->clk)) {
  299. error = PTR_ERR(kp->clk);
  300. if (error != -ENOENT) {
  301. if (error != -EPROBE_DEFER)
  302. dev_err(&pdev->dev, "Failed to get clock\n");
  303. return error;
  304. }
  305. dev_dbg(&pdev->dev,
  306. "No clock specified. Assuming it's enabled\n");
  307. kp->clk = NULL;
  308. } else {
  309. unsigned int desired_rate;
  310. long actual_rate;
  311. error = of_property_read_u32(pdev->dev.of_node,
  312. "clock-frequency", &desired_rate);
  313. if (error < 0)
  314. desired_rate = DEFAULT_CLK_HZ;
  315. actual_rate = clk_round_rate(kp->clk, desired_rate);
  316. if (actual_rate <= 0)
  317. return -EINVAL;
  318. error = clk_set_rate(kp->clk, actual_rate);
  319. if (error)
  320. return error;
  321. error = clk_prepare_enable(kp->clk);
  322. if (error)
  323. return error;
  324. }
  325. /* Put the kp into a known sane state */
  326. bcm_kp_stop(kp);
  327. kp->irq = platform_get_irq(pdev, 0);
  328. if (kp->irq < 0)
  329. return -EINVAL;
  330. error = devm_request_threaded_irq(&pdev->dev, kp->irq,
  331. NULL, bcm_kp_isr_thread,
  332. IRQF_ONESHOT, pdev->name, kp);
  333. if (error) {
  334. dev_err(&pdev->dev, "failed to request IRQ\n");
  335. return error;
  336. }
  337. error = input_register_device(input_dev);
  338. if (error) {
  339. dev_err(&pdev->dev, "failed to register input device\n");
  340. return error;
  341. }
  342. return 0;
  343. }
  344. static const struct of_device_id bcm_kp_of_match[] = {
  345. { .compatible = "brcm,bcm-keypad" },
  346. { },
  347. };
  348. MODULE_DEVICE_TABLE(of, bcm_kp_of_match);
  349. static struct platform_driver bcm_kp_device_driver = {
  350. .probe = bcm_kp_probe,
  351. .driver = {
  352. .name = "bcm-keypad",
  353. .of_match_table = of_match_ptr(bcm_kp_of_match),
  354. }
  355. };
  356. module_platform_driver(bcm_kp_device_driver);
  357. MODULE_AUTHOR("Broadcom Corporation");
  358. MODULE_DESCRIPTION("BCM Keypad Driver");
  359. MODULE_LICENSE("GPL v2");