unipro.h 9.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright (C) 2013 Samsung Electronics Co., Ltd.
  4. */
  5. #ifndef _UNIPRO_H_
  6. #define _UNIPRO_H_
  7. /*
  8. * M-TX Configuration Attributes
  9. */
  10. #define TX_HIBERN8TIME_CAPABILITY 0x000F
  11. #define TX_MODE 0x0021
  12. #define TX_HSRATE_SERIES 0x0022
  13. #define TX_HSGEAR 0x0023
  14. #define TX_PWMGEAR 0x0024
  15. #define TX_AMPLITUDE 0x0025
  16. #define TX_HS_SLEWRATE 0x0026
  17. #define TX_SYNC_SOURCE 0x0027
  18. #define TX_HS_SYNC_LENGTH 0x0028
  19. #define TX_HS_PREPARE_LENGTH 0x0029
  20. #define TX_LS_PREPARE_LENGTH 0x002A
  21. #define TX_HIBERN8_CONTROL 0x002B
  22. #define TX_LCC_ENABLE 0x002C
  23. #define TX_PWM_BURST_CLOSURE_EXTENSION 0x002D
  24. #define TX_BYPASS_8B10B_ENABLE 0x002E
  25. #define TX_DRIVER_POLARITY 0x002F
  26. #define TX_HS_UNTERMINATED_LINE_DRIVE_ENABLE 0x0030
  27. #define TX_LS_TERMINATED_LINE_DRIVE_ENABLE 0x0031
  28. #define TX_LCC_SEQUENCER 0x0032
  29. #define TX_MIN_ACTIVATETIME 0x0033
  30. #define TX_PWM_G6_G7_SYNC_LENGTH 0x0034
  31. #define TX_REFCLKFREQ 0x00EB
  32. #define TX_CFGCLKFREQVAL 0x00EC
  33. #define CFGEXTRATTR 0x00F0
  34. #define DITHERCTRL2 0x00F1
  35. /*
  36. * M-RX Configuration Attributes
  37. */
  38. #define RX_HS_G1_SYNC_LENGTH_CAP 0x008B
  39. #define RX_HS_G1_PREP_LENGTH_CAP 0x008C
  40. #define RX_MIN_ACTIVATETIME_CAPABILITY 0x008F
  41. #define RX_HIBERN8TIME_CAPABILITY 0x0092
  42. #define RX_HS_G2_SYNC_LENGTH_CAP 0x0094
  43. #define RX_HS_G3_SYNC_LENGTH_CAP 0x0095
  44. #define RX_HS_G2_PREP_LENGTH_CAP 0x0096
  45. #define RX_HS_G3_PREP_LENGTH_CAP 0x0097
  46. #define RX_ADV_GRANULARITY_CAP 0x0098
  47. #define RX_HIBERN8TIME_CAP 0x0092
  48. #define RX_ADV_HIBERN8TIME_CAP 0x0099
  49. #define RX_ADV_MIN_ACTIVATETIME_CAP 0x009A
  50. #define RX_MODE 0x00A1
  51. #define RX_HSRATE_SERIES 0x00A2
  52. #define RX_HSGEAR 0x00A3
  53. #define RX_PWMGEAR 0x00A4
  54. #define RX_LS_TERMINATED_ENABLE 0x00A5
  55. #define RX_HS_UNTERMINATED_ENABLE 0x00A6
  56. #define RX_ENTER_HIBERN8 0x00A7
  57. #define RX_BYPASS_8B10B_ENABLE 0x00A8
  58. #define RX_TERMINATION_FORCE_ENABLE 0x00A9
  59. #define RXCALCTRL 0x00B4
  60. #define RXSQCTRL 0x00B5
  61. #define CFGRXCDR8 0x00BA
  62. #define CFGRXOVR8 0x00BD
  63. #define CFGRXOVR6 0x00BF
  64. #define RXDIRECTCTRL2 0x00C7
  65. #define CFGRXOVR4 0x00E9
  66. #define RX_REFCLKFREQ 0x00EB
  67. #define RX_CFGCLKFREQVAL 0x00EC
  68. #define CFGWIDEINLN 0x00F0
  69. #define ENARXDIRECTCFG4 0x00F2
  70. #define ENARXDIRECTCFG3 0x00F3
  71. #define ENARXDIRECTCFG2 0x00F4
  72. #define is_mphy_tx_attr(attr) (attr < RX_MODE)
  73. #define RX_ADV_FINE_GRAN_STEP(x) ((((x) & 0x3) << 1) | 0x1)
  74. #define SYNC_LEN_FINE(x) ((x) & 0x3F)
  75. #define SYNC_LEN_COARSE(x) ((1 << 6) | ((x) & 0x3F))
  76. #define PREP_LEN(x) ((x) & 0xF)
  77. #define RX_MIN_ACTIVATETIME_UNIT_US 100
  78. #define HIBERN8TIME_UNIT_US 100
  79. /*
  80. * Common Block Attributes
  81. */
  82. #define TX_GLOBALHIBERNATE UNIPRO_CB_OFFSET(0x002B)
  83. #define REFCLKMODE UNIPRO_CB_OFFSET(0x00BF)
  84. #define DIRECTCTRL19 UNIPRO_CB_OFFSET(0x00CD)
  85. #define DIRECTCTRL10 UNIPRO_CB_OFFSET(0x00E6)
  86. #define CDIRECTCTRL6 UNIPRO_CB_OFFSET(0x00EA)
  87. #define RTOBSERVESELECT UNIPRO_CB_OFFSET(0x00F0)
  88. #define CBDIVFACTOR UNIPRO_CB_OFFSET(0x00F1)
  89. #define CBDCOCTRL5 UNIPRO_CB_OFFSET(0x00F3)
  90. #define CBPRGPLL2 UNIPRO_CB_OFFSET(0x00F8)
  91. #define CBPRGTUNING UNIPRO_CB_OFFSET(0x00FB)
  92. #define UNIPRO_CB_OFFSET(x) (0x8000 | x)
  93. /*
  94. * PHY Adapter attributes
  95. */
  96. #define PA_PHY_TYPE 0x1500
  97. #define PA_AVAILTXDATALANES 0x1520
  98. #define PA_MAXTXSPEEDFAST 0x1521
  99. #define PA_MAXTXSPEEDSLOW 0x1522
  100. #define PA_MAXRXSPEEDFAST 0x1541
  101. #define PA_MAXRXSPEEDSLOW 0x1542
  102. #define PA_TXLINKSTARTUPHS 0x1544
  103. #define PA_AVAILRXDATALANES 0x1540
  104. #define PA_MINRXTRAILINGCLOCKS 0x1543
  105. #define PA_LOCAL_TX_LCC_ENABLE 0x155E
  106. #define PA_ACTIVETXDATALANES 0x1560
  107. #define PA_CONNECTEDTXDATALANES 0x1561
  108. #define PA_TXFORCECLOCK 0x1562
  109. #define PA_TXPWRMODE 0x1563
  110. #define PA_TXTRAILINGCLOCKS 0x1564
  111. #define PA_TXSPEEDFAST 0x1565
  112. #define PA_TXSPEEDSLOW 0x1566
  113. #define PA_TXPWRSTATUS 0x1567
  114. #define PA_TXGEAR 0x1568
  115. #define PA_TXTERMINATION 0x1569
  116. #define PA_HSSERIES 0x156A
  117. #define PA_LEGACYDPHYESCDL 0x1570
  118. #define PA_PWRMODE 0x1571
  119. #define PA_ACTIVERXDATALANES 0x1580
  120. #define PA_CONNECTEDRXDATALANES 0x1581
  121. #define PA_RXPWRSTATUS 0x1582
  122. #define PA_RXGEAR 0x1583
  123. #define PA_RXTERMINATION 0x1584
  124. #define PA_MAXRXPWMGEAR 0x1586
  125. #define PA_MAXRXHSGEAR 0x1587
  126. #define PA_PACPREQTIMEOUT 0x1590
  127. #define PA_PACPREQEOBTIMEOUT 0x1591
  128. #define PA_REMOTEVERINFO 0x15A0
  129. #define PA_LOGICALLANEMAP 0x15A1
  130. #define PA_SLEEPNOCONFIGTIME 0x15A2
  131. #define PA_STALLNOCONFIGTIME 0x15A3
  132. #define PA_SAVECONFIGTIME 0x15A4
  133. #define PA_RXHSUNTERMCAP 0x15A5
  134. #define PA_RXLSTERMCAP 0x15A6
  135. #define PA_HIBERN8TIME 0x15A7
  136. #define PA_LOCALVERINFO 0x15A9
  137. #define PA_GRANULARITY 0x15AA
  138. #define PA_TACTIVATE 0x15A8
  139. #define PA_PWRMODEUSERDATA0 0x15B0
  140. #define PA_PWRMODEUSERDATA1 0x15B1
  141. #define PA_PWRMODEUSERDATA2 0x15B2
  142. #define PA_PWRMODEUSERDATA3 0x15B3
  143. #define PA_PWRMODEUSERDATA4 0x15B4
  144. #define PA_PWRMODEUSERDATA5 0x15B5
  145. #define PA_PWRMODEUSERDATA6 0x15B6
  146. #define PA_PWRMODEUSERDATA7 0x15B7
  147. #define PA_PWRMODEUSERDATA8 0x15B8
  148. #define PA_PWRMODEUSERDATA9 0x15B9
  149. #define PA_PWRMODEUSERDATA10 0x15BA
  150. #define PA_PWRMODEUSERDATA11 0x15BB
  151. #define PA_PACPFRAMECOUNT 0x15C0
  152. #define PA_PACPERRORCOUNT 0x15C1
  153. #define PA_PHYTESTCONTROL 0x15C2
  154. #define PA_TXHSADAPTTYPE 0x15D4
  155. /* Adpat type for PA_TXHSADAPTTYPE attribute */
  156. #define PA_REFRESH_ADAPT 0x00
  157. #define PA_INITIAL_ADAPT 0x01
  158. #define PA_NO_ADAPT 0x03
  159. #define PA_TACTIVATE_TIME_UNIT_US 10
  160. #define PA_HIBERN8_TIME_UNIT_US 100
  161. /*Other attributes*/
  162. #define VS_POWERSTATE 0xD083
  163. #define VS_MPHYCFGUPDT 0xD085
  164. #define VS_DEBUGOMC 0xD09E
  165. #define PA_GRANULARITY_MIN_VAL 1
  166. #define PA_GRANULARITY_MAX_VAL 6
  167. /* PHY Adapter Protocol Constants */
  168. #define PA_MAXDATALANES 4
  169. #define DL_FC0ProtectionTimeOutVal_Default 8191
  170. #define DL_TC0ReplayTimeOutVal_Default 65535
  171. #define DL_AFC0ReqTimeOutVal_Default 32767
  172. #define DL_FC1ProtectionTimeOutVal_Default 8191
  173. #define DL_TC1ReplayTimeOutVal_Default 65535
  174. #define DL_AFC1ReqTimeOutVal_Default 32767
  175. #define DME_LocalFC0ProtectionTimeOutVal 0xD041
  176. #define DME_LocalTC0ReplayTimeOutVal 0xD042
  177. #define DME_LocalAFC0ReqTimeOutVal 0xD043
  178. /* PA power modes */
  179. enum {
  180. FAST_MODE = 1,
  181. SLOW_MODE = 2,
  182. FASTAUTO_MODE = 4,
  183. SLOWAUTO_MODE = 5,
  184. UNCHANGED = 7,
  185. };
  186. #define PWRMODE_MASK 0xF
  187. #define PWRMODE_RX_OFFSET 4
  188. /* PA TX/RX Frequency Series */
  189. enum {
  190. PA_HS_MODE_A = 1,
  191. PA_HS_MODE_B = 2,
  192. };
  193. enum ufs_pwm_gear_tag {
  194. UFS_PWM_DONT_CHANGE, /* Don't change Gear */
  195. UFS_PWM_G1, /* PWM Gear 1 (default for reset) */
  196. UFS_PWM_G2, /* PWM Gear 2 */
  197. UFS_PWM_G3, /* PWM Gear 3 */
  198. UFS_PWM_G4, /* PWM Gear 4 */
  199. UFS_PWM_G5, /* PWM Gear 5 */
  200. UFS_PWM_G6, /* PWM Gear 6 */
  201. UFS_PWM_G7, /* PWM Gear 7 */
  202. };
  203. enum ufs_hs_gear_tag {
  204. UFS_HS_DONT_CHANGE, /* Don't change Gear */
  205. UFS_HS_G1, /* HS Gear 1 (default for reset) */
  206. UFS_HS_G2, /* HS Gear 2 */
  207. UFS_HS_G3, /* HS Gear 3 */
  208. UFS_HS_G4, /* HS Gear 4 */
  209. UFS_HS_G5 /* HS Gear 5 */
  210. };
  211. enum ufs_unipro_ver {
  212. UFS_UNIPRO_VER_RESERVED = 0,
  213. UFS_UNIPRO_VER_1_40 = 1, /* UniPro version 1.40 */
  214. UFS_UNIPRO_VER_1_41 = 2, /* UniPro version 1.41 */
  215. UFS_UNIPRO_VER_1_6 = 3, /* UniPro version 1.6 */
  216. UFS_UNIPRO_VER_1_61 = 4, /* UniPro version 1.61 */
  217. UFS_UNIPRO_VER_1_8 = 5, /* UniPro version 1.8 */
  218. UFS_UNIPRO_VER_MAX = 6, /* UniPro unsupported version */
  219. /* UniPro version field mask in PA_LOCALVERINFO */
  220. UFS_UNIPRO_VER_MASK = 0xF,
  221. };
  222. /*
  223. * Data Link Layer Attributes
  224. */
  225. #define DL_TXPREEMPTIONCAP 0x2000
  226. #define DL_TC0TXMAXSDUSIZE 0x2001
  227. #define DL_TC0RXINITCREDITVAL 0x2002
  228. #define DL_TC1TXMAXSDUSIZE 0x2003
  229. #define DL_TC1RXINITCREDITVAL 0x2004
  230. #define DL_TC0TXBUFFERSIZE 0x2005
  231. #define DL_TC1TXBUFFERSIZE 0x2006
  232. #define DL_TC0TXFCTHRESHOLD 0x2040
  233. #define DL_FC0PROTTIMEOUTVAL 0x2041
  234. #define DL_TC0REPLAYTIMEOUTVAL 0x2042
  235. #define DL_AFC0REQTIMEOUTVAL 0x2043
  236. #define DL_AFC0CREDITTHRESHOLD 0x2044
  237. #define DL_TC0OUTACKTHRESHOLD 0x2045
  238. #define DL_PEERTC0PRESENT 0x2046
  239. #define DL_PEERTC0RXINITCREVAL 0x2047
  240. #define DL_TC1TXFCTHRESHOLD 0x2060
  241. #define DL_FC1PROTTIMEOUTVAL 0x2061
  242. #define DL_TC1REPLAYTIMEOUTVAL 0x2062
  243. #define DL_AFC1REQTIMEOUTVAL 0x2063
  244. #define DL_AFC1CREDITTHRESHOLD 0x2064
  245. #define DL_TC1OUTACKTHRESHOLD 0x2065
  246. #define DL_PEERTC1PRESENT 0x2066
  247. #define DL_PEERTC1RXINITCREVAL 0x2067
  248. /*
  249. * Network Layer Attributes
  250. */
  251. #define N_DEVICEID 0x3000
  252. #define N_DEVICEID_VALID 0x3001
  253. #define N_TC0TXMAXSDUSIZE 0x3020
  254. #define N_TC1TXMAXSDUSIZE 0x3021
  255. /*
  256. * Transport Layer Attributes
  257. */
  258. #define T_NUMCPORTS 0x4000
  259. #define T_NUMTESTFEATURES 0x4001
  260. #define T_CONNECTIONSTATE 0x4020
  261. #define T_PEERDEVICEID 0x4021
  262. #define T_PEERCPORTID 0x4022
  263. #define T_TRAFFICCLASS 0x4023
  264. #define T_PROTOCOLID 0x4024
  265. #define T_CPORTFLAGS 0x4025
  266. #define T_TXTOKENVALUE 0x4026
  267. #define T_RXTOKENVALUE 0x4027
  268. #define T_LOCALBUFFERSPACE 0x4028
  269. #define T_PEERBUFFERSPACE 0x4029
  270. #define T_CREDITSTOSEND 0x402A
  271. #define T_CPORTMODE 0x402B
  272. #define T_TC0TXMAXSDUSIZE 0x4060
  273. #define T_TC1TXMAXSDUSIZE 0x4061
  274. /* CPort setting */
  275. #define E2EFC_ON (1 << 0)
  276. #define E2EFC_OFF (0 << 0)
  277. #define CSD_N_ON (0 << 1)
  278. #define CSD_N_OFF (1 << 1)
  279. #define CSV_N_ON (0 << 2)
  280. #define CSV_N_OFF (1 << 2)
  281. #define CPORT_DEF_FLAGS (CSV_N_OFF | CSD_N_OFF | E2EFC_OFF)
  282. /* CPort connection state */
  283. enum {
  284. CPORT_IDLE = 0,
  285. CPORT_CONNECTED,
  286. };
  287. #endif /* _UNIPRO_H_ */