Home Explore Help
Sign In
samsung-sm8650
/
android_kernel_samsung_sm8650_ksu
2
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: 9e449c3f83
Branches Tags
android_kernel_...
/
include
/
sound
/
cs4231-regs.h

cs4231-regs.h 7.6 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172 
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
    2. 

  2. #ifndef __SOUND_CS4231_REGS_H
    3. 

  3. #define __SOUND_CS4231_REGS_H
    4. 

  4. 

  5. /*
    6. 

  6.  *  Copyright (c) by Jaroslav Kysela <[email protected]>
    7. 

  7.  *  Definitions for CS4231 & InterWave chips & compatible chips registers
    8. 

  8.  */
    9. 

  9. 

  10. /* IO ports */
    11. 

  11. 

  12. #define CS4231P(x)		(c_d_c_CS4231##x)
    13. 

  13. 

  14. #define c_d_c_CS4231REGSEL	0
    15. 

  15. #define c_d_c_CS4231REG		1
    16. 

  16. #define c_d_c_CS4231STATUS	2
    17. 

  17. #define c_d_c_CS4231PIO		3
    18. 

  18. 

  19. /* codec registers */
    20. 

  20. 

  21. #define CS4231_LEFT_INPUT	0x00	/* left input control */
    22. 

  22. #define CS4231_RIGHT_INPUT	0x01	/* right input control */
    23. 

  23. #define CS4231_AUX1_LEFT_INPUT	0x02	/* left AUX1 input control */
    24. 

  24. #define CS4231_AUX1_RIGHT_INPUT	0x03	/* right AUX1 input control */
    25. 

  25. #define CS4231_AUX2_LEFT_INPUT	0x04	/* left AUX2 input control */
    26. 

  26. #define CS4231_AUX2_RIGHT_INPUT	0x05	/* right AUX2 input control */
    27. 

  27. #define CS4231_LEFT_OUTPUT	0x06	/* left output control register */
    28. 

  28. #define CS4231_RIGHT_OUTPUT	0x07	/* right output control register */
    29. 

  29. #define CS4231_PLAYBK_FORMAT	0x08	/* clock and data format - playback - bits 7-0 MCE */
    30. 

  30. #define CS4231_IFACE_CTRL	0x09	/* interface control - bits 7-2 MCE */
    31. 

  31. #define CS4231_PIN_CTRL		0x0a	/* pin control */
    32. 

  32. #define CS4231_TEST_INIT	0x0b	/* test and initialization */
    33. 

  33. #define CS4231_MISC_INFO	0x0c	/* miscellaneous information */
    34. 

  34. #define CS4231_LOOPBACK		0x0d	/* loopback control */
    35. 

  35. #define CS4231_PLY_UPR_CNT	0x0e	/* playback upper base count */
    36. 

  36. #define CS4231_PLY_LWR_CNT	0x0f	/* playback lower base count */
    37. 

  37. #define CS4231_ALT_FEATURE_1	0x10	/* alternate #1 feature enable */
    38. 

  38. #define AD1845_AF1_MIC_LEFT	0x10	/* alternate #1 feature + MIC left */
    39. 

  39. #define CS4231_ALT_FEATURE_2	0x11	/* alternate #2 feature enable */
    40. 

  40. #define AD1845_AF2_MIC_RIGHT	0x11	/* alternate #2 feature + MIC right */
    41. 

  41. #define CS4231_LEFT_LINE_IN	0x12	/* left line input control */
    42. 

  42. #define CS4231_RIGHT_LINE_IN	0x13	/* right line input control */
    43. 

  43. #define CS4231_TIMER_LOW	0x14	/* timer low byte */
    44. 

  44. #define CS4231_TIMER_HIGH	0x15	/* timer high byte */
    45. 

  45. #define CS4231_LEFT_MIC_INPUT	0x16	/* left MIC input control register (InterWave only) */
    46. 

  46. #define AD1845_UPR_FREQ_SEL	0x16	/* upper byte of frequency select */
    47. 

  47. #define CS4231_RIGHT_MIC_INPUT	0x17	/* right MIC input control register (InterWave only) */
    48. 

  48. #define AD1845_LWR_FREQ_SEL	0x17	/* lower byte of frequency select */
    49. 

  49. #define CS4236_EXT_REG		0x17	/* extended register access */
    50. 

  50. #define CS4231_IRQ_STATUS	0x18	/* irq status register */
    51. 

  51. #define CS4231_LINE_LEFT_OUTPUT	0x19	/* left line output control register (InterWave only) */
    52. 

  52. #define CS4231_VERSION		0x19	/* CS4231(A) - version values */
    53. 

  53. #define CS4231_MONO_CTRL	0x1a	/* mono input/output control */
    54. 

  54. #define CS4231_LINE_RIGHT_OUTPUT 0x1b	/* right line output control register (InterWave only) */
    55. 

  55. #define AD1845_PWR_DOWN		0x1b	/* power down control */
    56. 

  56. #define CS4235_LEFT_MASTER	0x1b	/* left master output control */
    57. 

  57. #define CS4231_REC_FORMAT	0x1c	/* clock and data format - record - bits 7-0 MCE */
    58. 

  58. #define AD1845_CLOCK		0x1d	/* crystal clock select and total power down */
    59. 

  59. #define CS4235_RIGHT_MASTER	0x1d	/* right master output control */
    60. 

  60. #define CS4231_REC_UPR_CNT	0x1e	/* record upper count */
    61. 

  61. #define CS4231_REC_LWR_CNT	0x1f	/* record lower count */
    62. 

  62. 

  63. /* definitions for codec register select port - CODECP( REGSEL ) */
    64. 

  64. 

  65. #define CS4231_INIT		0x80	/* CODEC is initializing */
    66. 

  66. #define CS4231_MCE		0x40	/* mode change enable */
    67. 

  67. #define CS4231_TRD		0x20	/* transfer request disable */
    68. 

  68. 

  69. /* definitions for codec status register - CODECP( STATUS ) */
    70. 

  70. 

  71. #define CS4231_GLOBALIRQ	0x01	/* IRQ is active */
    72. 

  72. 

  73. /* definitions for codec irq status */
    74. 

  74. 

  75. #define CS4231_PLAYBACK_IRQ	0x10
    76. 

  76. #define CS4231_RECORD_IRQ	0x20
    77. 

  77. #define CS4231_TIMER_IRQ	0x40
    78. 

  78. #define CS4231_ALL_IRQS		0x70
    79. 

  79. #define CS4231_REC_UNDERRUN	0x08
    80. 

  80. #define CS4231_REC_OVERRUN	0x04
    81. 

  81. #define CS4231_PLY_OVERRUN	0x02
    82. 

  82. #define CS4231_PLY_UNDERRUN	0x01
    83. 

  83. 

  84. /* definitions for CS4231_LEFT_INPUT and CS4231_RIGHT_INPUT registers */
    85. 

  85. 

  86. #define CS4231_ENABLE_MIC_GAIN	0x20
    87. 

  87. 

  88. #define CS4231_MIXS_LINE	0x00
    89. 

  89. #define CS4231_MIXS_AUX1	0x40
    90. 

  90. #define CS4231_MIXS_MIC		0x80
    91. 

  91. #define CS4231_MIXS_ALL		0xc0
    92. 

  92. 

  93. /* definitions for clock and data format register - CS4231_PLAYBK_FORMAT */
    94. 

  94. 

  95. #define CS4231_LINEAR_8		0x00	/* 8-bit unsigned data */
    96. 

  96. #define CS4231_ALAW_8		0x60	/* 8-bit A-law companded */
    97. 

  97. #define CS4231_ULAW_8		0x20	/* 8-bit U-law companded */
    98. 

  98. #define CS4231_LINEAR_16	0x40	/* 16-bit twos complement data - little endian */
    99. 

  99. #define CS4231_LINEAR_16_BIG	0xc0	/* 16-bit twos complement data - big endian */
    100. 

  100. #define CS4231_ADPCM_16		0xa0	/* 16-bit ADPCM */
    101. 

  101. #define CS4231_STEREO		0x10	/* stereo mode */
    102. 

  102. /* bits 3-1 define frequency divisor */
    103. 

  103. #define CS4231_XTAL1		0x00	/* 24.576 crystal */
    104. 

  104. #define CS4231_XTAL2		0x01	/* 16.9344 crystal */
    105. 

  105. 

  106. /* definitions for interface control register - CS4231_IFACE_CTRL */
    107. 

  107. 

  108. #define CS4231_RECORD_PIO	0x80	/* record PIO enable */
    109. 

  109. #define CS4231_PLAYBACK_PIO	0x40	/* playback PIO enable */
    110. 

  110. #define CS4231_CALIB_MODE	0x18	/* calibration mode bits */
    111. 

  111. #define CS4231_AUTOCALIB	0x08	/* auto calibrate */
    112. 

  112. #define CS4231_SINGLE_DMA	0x04	/* use single DMA channel */
    113. 

  113. #define CS4231_RECORD_ENABLE	0x02	/* record enable */
    114. 

  114. #define CS4231_PLAYBACK_ENABLE	0x01	/* playback enable */
    115. 

  115. 

  116. /* definitions for pin control register - CS4231_PIN_CTRL */
    117. 

  117. 

  118. #define CS4231_IRQ_ENABLE	0x02	/* enable IRQ */
    119. 

  119. #define CS4231_XCTL1		0x40	/* external control #1 */
    120. 

  120. #define CS4231_XCTL0		0x80	/* external control #0 */
    121. 

  121. 

  122. /* definitions for test and init register - CS4231_TEST_INIT */
    123. 

  123. 

  124. #define CS4231_CALIB_IN_PROGRESS 0x20	/* auto calibrate in progress */
    125. 

  125. #define CS4231_DMA_REQUEST	0x10	/* DMA request in progress */
    126. 

  126. 

  127. /* definitions for misc control register - CS4231_MISC_INFO */
    128. 

  128. 

  129. #define CS4231_MODE2		0x40	/* MODE 2 */
    130. 

  130. #define CS4231_IW_MODE3		0x6c	/* MODE 3 - InterWave enhanced mode */
    131. 

  131. #define CS4231_4236_MODE3	0xe0	/* MODE 3 - CS4236+ enhanced mode */
    132. 

  132. 

  133. /* definitions for alternate feature 1 register - CS4231_ALT_FEATURE_1 */
    134. 

  134. 

  135. #define	CS4231_DACZ		0x01	/* zero DAC when underrun */
    136. 

  136. #define CS4231_TIMER_ENABLE	0x40	/* codec timer enable */
    137. 

  137. #define CS4231_OLB		0x80	/* output level bit */
    138. 

  138. 

  139. /* definitions for Extended Registers - CS4236+ */
    140. 

  140. 

  141. #define CS4236_REG(i23val)	(((i23val << 2) & 0x10) | ((i23val >> 4) & 0x0f))
    142. 

  142. #define CS4236_I23VAL(reg)	((((reg)&0xf) << 4) | (((reg)&0x10) >> 2) | 0x8)
    143. 

  143. 

  144. #define CS4236_LEFT_LINE	0x08	/* left LINE alternate volume */
    145. 

  145. #define CS4236_RIGHT_LINE	0x18	/* right LINE alternate volume */
    146. 

  146. #define CS4236_LEFT_MIC		0x28	/* left MIC volume */
    147. 

  147. #define CS4236_RIGHT_MIC	0x38	/* right MIC volume */
    148. 

  148. #define CS4236_LEFT_MIX_CTRL	0x48	/* synthesis and left input mixer control */
    149. 

  149. #define CS4236_RIGHT_MIX_CTRL	0x58	/* right input mixer control */
    150. 

  150. #define CS4236_LEFT_FM		0x68	/* left FM volume */
    151. 

  151. #define CS4236_RIGHT_FM		0x78	/* right FM volume */
    152. 

  152. #define CS4236_LEFT_DSP		0x88	/* left DSP serial port volume */
    153. 

  153. #define CS4236_RIGHT_DSP	0x98	/* right DSP serial port volume */
    154. 

  154. #define CS4236_RIGHT_LOOPBACK	0xa8	/* right loopback monitor volume */
    155. 

  155. #define CS4236_DAC_MUTE		0xb8	/* DAC mute and IFSE enable */
    156. 

  156. #define CS4236_ADC_RATE		0xc8	/* indenpendent ADC sample frequency */
    157. 

  157. #define CS4236_DAC_RATE		0xd8	/* indenpendent DAC sample frequency */
    158. 

  158. #define CS4236_LEFT_MASTER	0xe8	/* left master digital audio volume */
    159. 

  159. #define CS4236_RIGHT_MASTER	0xf8	/* right master digital audio volume */
    160. 

  160. #define CS4236_LEFT_WAVE	0x0c	/* left wavetable serial port volume */
    161. 

  161. #define CS4236_RIGHT_WAVE	0x1c	/* right wavetable serial port volume */
    162. 

  162. #define CS4236_VERSION		0x9c	/* chip version and ID */
    163. 

  163. 

  164. /* definitions for extended registers - OPTI93X */
    165. 

  165. #define OPTi931_AUX_LEFT_INPUT	0x10
    166. 

  166. #define OPTi931_AUX_RIGHT_INPUT	0x11
    167. 

  167. #define OPTi93X_MIC_LEFT_INPUT	0x14
    168. 

  168. #define OPTi93X_MIC_RIGHT_INPUT	0x15
    169. 

  169. #define OPTi93X_OUT_LEFT	0x16
    170. 

  170. #define OPTi93X_OUT_RIGHT	0x17
    171. 

  171. 

  172. #endif /* __SOUND_CS4231_REGS_H */
    173.