auxadc.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * include/linux/mfd/wm831x/auxadc.h -- Auxiliary ADC interface for WM831x
  4. *
  5. * Copyright 2009 Wolfson Microelectronics PLC.
  6. *
  7. * Author: Mark Brown <[email protected]>
  8. */
  9. #ifndef __MFD_WM831X_AUXADC_H__
  10. #define __MFD_WM831X_AUXADC_H__
  11. struct wm831x;
  12. /*
  13. * R16429 (0x402D) - AuxADC Data
  14. */
  15. #define WM831X_AUX_DATA_SRC_MASK 0xF000 /* AUX_DATA_SRC - [15:12] */
  16. #define WM831X_AUX_DATA_SRC_SHIFT 12 /* AUX_DATA_SRC - [15:12] */
  17. #define WM831X_AUX_DATA_SRC_WIDTH 4 /* AUX_DATA_SRC - [15:12] */
  18. #define WM831X_AUX_DATA_MASK 0x0FFF /* AUX_DATA - [11:0] */
  19. #define WM831X_AUX_DATA_SHIFT 0 /* AUX_DATA - [11:0] */
  20. #define WM831X_AUX_DATA_WIDTH 12 /* AUX_DATA - [11:0] */
  21. /*
  22. * R16430 (0x402E) - AuxADC Control
  23. */
  24. #define WM831X_AUX_ENA 0x8000 /* AUX_ENA */
  25. #define WM831X_AUX_ENA_MASK 0x8000 /* AUX_ENA */
  26. #define WM831X_AUX_ENA_SHIFT 15 /* AUX_ENA */
  27. #define WM831X_AUX_ENA_WIDTH 1 /* AUX_ENA */
  28. #define WM831X_AUX_CVT_ENA 0x4000 /* AUX_CVT_ENA */
  29. #define WM831X_AUX_CVT_ENA_MASK 0x4000 /* AUX_CVT_ENA */
  30. #define WM831X_AUX_CVT_ENA_SHIFT 14 /* AUX_CVT_ENA */
  31. #define WM831X_AUX_CVT_ENA_WIDTH 1 /* AUX_CVT_ENA */
  32. #define WM831X_AUX_SLPENA 0x1000 /* AUX_SLPENA */
  33. #define WM831X_AUX_SLPENA_MASK 0x1000 /* AUX_SLPENA */
  34. #define WM831X_AUX_SLPENA_SHIFT 12 /* AUX_SLPENA */
  35. #define WM831X_AUX_SLPENA_WIDTH 1 /* AUX_SLPENA */
  36. #define WM831X_AUX_FRC_ENA 0x0800 /* AUX_FRC_ENA */
  37. #define WM831X_AUX_FRC_ENA_MASK 0x0800 /* AUX_FRC_ENA */
  38. #define WM831X_AUX_FRC_ENA_SHIFT 11 /* AUX_FRC_ENA */
  39. #define WM831X_AUX_FRC_ENA_WIDTH 1 /* AUX_FRC_ENA */
  40. #define WM831X_AUX_RATE_MASK 0x003F /* AUX_RATE - [5:0] */
  41. #define WM831X_AUX_RATE_SHIFT 0 /* AUX_RATE - [5:0] */
  42. #define WM831X_AUX_RATE_WIDTH 6 /* AUX_RATE - [5:0] */
  43. /*
  44. * R16431 (0x402F) - AuxADC Source
  45. */
  46. #define WM831X_AUX_CAL_SEL 0x8000 /* AUX_CAL_SEL */
  47. #define WM831X_AUX_CAL_SEL_MASK 0x8000 /* AUX_CAL_SEL */
  48. #define WM831X_AUX_CAL_SEL_SHIFT 15 /* AUX_CAL_SEL */
  49. #define WM831X_AUX_CAL_SEL_WIDTH 1 /* AUX_CAL_SEL */
  50. #define WM831X_AUX_BKUP_BATT_SEL 0x0400 /* AUX_BKUP_BATT_SEL */
  51. #define WM831X_AUX_BKUP_BATT_SEL_MASK 0x0400 /* AUX_BKUP_BATT_SEL */
  52. #define WM831X_AUX_BKUP_BATT_SEL_SHIFT 10 /* AUX_BKUP_BATT_SEL */
  53. #define WM831X_AUX_BKUP_BATT_SEL_WIDTH 1 /* AUX_BKUP_BATT_SEL */
  54. #define WM831X_AUX_WALL_SEL 0x0200 /* AUX_WALL_SEL */
  55. #define WM831X_AUX_WALL_SEL_MASK 0x0200 /* AUX_WALL_SEL */
  56. #define WM831X_AUX_WALL_SEL_SHIFT 9 /* AUX_WALL_SEL */
  57. #define WM831X_AUX_WALL_SEL_WIDTH 1 /* AUX_WALL_SEL */
  58. #define WM831X_AUX_BATT_SEL 0x0100 /* AUX_BATT_SEL */
  59. #define WM831X_AUX_BATT_SEL_MASK 0x0100 /* AUX_BATT_SEL */
  60. #define WM831X_AUX_BATT_SEL_SHIFT 8 /* AUX_BATT_SEL */
  61. #define WM831X_AUX_BATT_SEL_WIDTH 1 /* AUX_BATT_SEL */
  62. #define WM831X_AUX_USB_SEL 0x0080 /* AUX_USB_SEL */
  63. #define WM831X_AUX_USB_SEL_MASK 0x0080 /* AUX_USB_SEL */
  64. #define WM831X_AUX_USB_SEL_SHIFT 7 /* AUX_USB_SEL */
  65. #define WM831X_AUX_USB_SEL_WIDTH 1 /* AUX_USB_SEL */
  66. #define WM831X_AUX_SYSVDD_SEL 0x0040 /* AUX_SYSVDD_SEL */
  67. #define WM831X_AUX_SYSVDD_SEL_MASK 0x0040 /* AUX_SYSVDD_SEL */
  68. #define WM831X_AUX_SYSVDD_SEL_SHIFT 6 /* AUX_SYSVDD_SEL */
  69. #define WM831X_AUX_SYSVDD_SEL_WIDTH 1 /* AUX_SYSVDD_SEL */
  70. #define WM831X_AUX_BATT_TEMP_SEL 0x0020 /* AUX_BATT_TEMP_SEL */
  71. #define WM831X_AUX_BATT_TEMP_SEL_MASK 0x0020 /* AUX_BATT_TEMP_SEL */
  72. #define WM831X_AUX_BATT_TEMP_SEL_SHIFT 5 /* AUX_BATT_TEMP_SEL */
  73. #define WM831X_AUX_BATT_TEMP_SEL_WIDTH 1 /* AUX_BATT_TEMP_SEL */
  74. #define WM831X_AUX_CHIP_TEMP_SEL 0x0010 /* AUX_CHIP_TEMP_SEL */
  75. #define WM831X_AUX_CHIP_TEMP_SEL_MASK 0x0010 /* AUX_CHIP_TEMP_SEL */
  76. #define WM831X_AUX_CHIP_TEMP_SEL_SHIFT 4 /* AUX_CHIP_TEMP_SEL */
  77. #define WM831X_AUX_CHIP_TEMP_SEL_WIDTH 1 /* AUX_CHIP_TEMP_SEL */
  78. #define WM831X_AUX_AUX4_SEL 0x0008 /* AUX_AUX4_SEL */
  79. #define WM831X_AUX_AUX4_SEL_MASK 0x0008 /* AUX_AUX4_SEL */
  80. #define WM831X_AUX_AUX4_SEL_SHIFT 3 /* AUX_AUX4_SEL */
  81. #define WM831X_AUX_AUX4_SEL_WIDTH 1 /* AUX_AUX4_SEL */
  82. #define WM831X_AUX_AUX3_SEL 0x0004 /* AUX_AUX3_SEL */
  83. #define WM831X_AUX_AUX3_SEL_MASK 0x0004 /* AUX_AUX3_SEL */
  84. #define WM831X_AUX_AUX3_SEL_SHIFT 2 /* AUX_AUX3_SEL */
  85. #define WM831X_AUX_AUX3_SEL_WIDTH 1 /* AUX_AUX3_SEL */
  86. #define WM831X_AUX_AUX2_SEL 0x0002 /* AUX_AUX2_SEL */
  87. #define WM831X_AUX_AUX2_SEL_MASK 0x0002 /* AUX_AUX2_SEL */
  88. #define WM831X_AUX_AUX2_SEL_SHIFT 1 /* AUX_AUX2_SEL */
  89. #define WM831X_AUX_AUX2_SEL_WIDTH 1 /* AUX_AUX2_SEL */
  90. #define WM831X_AUX_AUX1_SEL 0x0001 /* AUX_AUX1_SEL */
  91. #define WM831X_AUX_AUX1_SEL_MASK 0x0001 /* AUX_AUX1_SEL */
  92. #define WM831X_AUX_AUX1_SEL_SHIFT 0 /* AUX_AUX1_SEL */
  93. #define WM831X_AUX_AUX1_SEL_WIDTH 1 /* AUX_AUX1_SEL */
  94. /*
  95. * R16432 (0x4030) - Comparator Control
  96. */
  97. #define WM831X_DCOMP4_STS 0x0800 /* DCOMP4_STS */
  98. #define WM831X_DCOMP4_STS_MASK 0x0800 /* DCOMP4_STS */
  99. #define WM831X_DCOMP4_STS_SHIFT 11 /* DCOMP4_STS */
  100. #define WM831X_DCOMP4_STS_WIDTH 1 /* DCOMP4_STS */
  101. #define WM831X_DCOMP3_STS 0x0400 /* DCOMP3_STS */
  102. #define WM831X_DCOMP3_STS_MASK 0x0400 /* DCOMP3_STS */
  103. #define WM831X_DCOMP3_STS_SHIFT 10 /* DCOMP3_STS */
  104. #define WM831X_DCOMP3_STS_WIDTH 1 /* DCOMP3_STS */
  105. #define WM831X_DCOMP2_STS 0x0200 /* DCOMP2_STS */
  106. #define WM831X_DCOMP2_STS_MASK 0x0200 /* DCOMP2_STS */
  107. #define WM831X_DCOMP2_STS_SHIFT 9 /* DCOMP2_STS */
  108. #define WM831X_DCOMP2_STS_WIDTH 1 /* DCOMP2_STS */
  109. #define WM831X_DCOMP1_STS 0x0100 /* DCOMP1_STS */
  110. #define WM831X_DCOMP1_STS_MASK 0x0100 /* DCOMP1_STS */
  111. #define WM831X_DCOMP1_STS_SHIFT 8 /* DCOMP1_STS */
  112. #define WM831X_DCOMP1_STS_WIDTH 1 /* DCOMP1_STS */
  113. #define WM831X_DCMP4_ENA 0x0008 /* DCMP4_ENA */
  114. #define WM831X_DCMP4_ENA_MASK 0x0008 /* DCMP4_ENA */
  115. #define WM831X_DCMP4_ENA_SHIFT 3 /* DCMP4_ENA */
  116. #define WM831X_DCMP4_ENA_WIDTH 1 /* DCMP4_ENA */
  117. #define WM831X_DCMP3_ENA 0x0004 /* DCMP3_ENA */
  118. #define WM831X_DCMP3_ENA_MASK 0x0004 /* DCMP3_ENA */
  119. #define WM831X_DCMP3_ENA_SHIFT 2 /* DCMP3_ENA */
  120. #define WM831X_DCMP3_ENA_WIDTH 1 /* DCMP3_ENA */
  121. #define WM831X_DCMP2_ENA 0x0002 /* DCMP2_ENA */
  122. #define WM831X_DCMP2_ENA_MASK 0x0002 /* DCMP2_ENA */
  123. #define WM831X_DCMP2_ENA_SHIFT 1 /* DCMP2_ENA */
  124. #define WM831X_DCMP2_ENA_WIDTH 1 /* DCMP2_ENA */
  125. #define WM831X_DCMP1_ENA 0x0001 /* DCMP1_ENA */
  126. #define WM831X_DCMP1_ENA_MASK 0x0001 /* DCMP1_ENA */
  127. #define WM831X_DCMP1_ENA_SHIFT 0 /* DCMP1_ENA */
  128. #define WM831X_DCMP1_ENA_WIDTH 1 /* DCMP1_ENA */
  129. /*
  130. * R16433 (0x4031) - Comparator 1
  131. */
  132. #define WM831X_DCMP1_SRC_MASK 0xE000 /* DCMP1_SRC - [15:13] */
  133. #define WM831X_DCMP1_SRC_SHIFT 13 /* DCMP1_SRC - [15:13] */
  134. #define WM831X_DCMP1_SRC_WIDTH 3 /* DCMP1_SRC - [15:13] */
  135. #define WM831X_DCMP1_GT 0x1000 /* DCMP1_GT */
  136. #define WM831X_DCMP1_GT_MASK 0x1000 /* DCMP1_GT */
  137. #define WM831X_DCMP1_GT_SHIFT 12 /* DCMP1_GT */
  138. #define WM831X_DCMP1_GT_WIDTH 1 /* DCMP1_GT */
  139. #define WM831X_DCMP1_THR_MASK 0x0FFF /* DCMP1_THR - [11:0] */
  140. #define WM831X_DCMP1_THR_SHIFT 0 /* DCMP1_THR - [11:0] */
  141. #define WM831X_DCMP1_THR_WIDTH 12 /* DCMP1_THR - [11:0] */
  142. /*
  143. * R16434 (0x4032) - Comparator 2
  144. */
  145. #define WM831X_DCMP2_SRC_MASK 0xE000 /* DCMP2_SRC - [15:13] */
  146. #define WM831X_DCMP2_SRC_SHIFT 13 /* DCMP2_SRC - [15:13] */
  147. #define WM831X_DCMP2_SRC_WIDTH 3 /* DCMP2_SRC - [15:13] */
  148. #define WM831X_DCMP2_GT 0x1000 /* DCMP2_GT */
  149. #define WM831X_DCMP2_GT_MASK 0x1000 /* DCMP2_GT */
  150. #define WM831X_DCMP2_GT_SHIFT 12 /* DCMP2_GT */
  151. #define WM831X_DCMP2_GT_WIDTH 1 /* DCMP2_GT */
  152. #define WM831X_DCMP2_THR_MASK 0x0FFF /* DCMP2_THR - [11:0] */
  153. #define WM831X_DCMP2_THR_SHIFT 0 /* DCMP2_THR - [11:0] */
  154. #define WM831X_DCMP2_THR_WIDTH 12 /* DCMP2_THR - [11:0] */
  155. /*
  156. * R16435 (0x4033) - Comparator 3
  157. */
  158. #define WM831X_DCMP3_SRC_MASK 0xE000 /* DCMP3_SRC - [15:13] */
  159. #define WM831X_DCMP3_SRC_SHIFT 13 /* DCMP3_SRC - [15:13] */
  160. #define WM831X_DCMP3_SRC_WIDTH 3 /* DCMP3_SRC - [15:13] */
  161. #define WM831X_DCMP3_GT 0x1000 /* DCMP3_GT */
  162. #define WM831X_DCMP3_GT_MASK 0x1000 /* DCMP3_GT */
  163. #define WM831X_DCMP3_GT_SHIFT 12 /* DCMP3_GT */
  164. #define WM831X_DCMP3_GT_WIDTH 1 /* DCMP3_GT */
  165. #define WM831X_DCMP3_THR_MASK 0x0FFF /* DCMP3_THR - [11:0] */
  166. #define WM831X_DCMP3_THR_SHIFT 0 /* DCMP3_THR - [11:0] */
  167. #define WM831X_DCMP3_THR_WIDTH 12 /* DCMP3_THR - [11:0] */
  168. /*
  169. * R16436 (0x4034) - Comparator 4
  170. */
  171. #define WM831X_DCMP4_SRC_MASK 0xE000 /* DCMP4_SRC - [15:13] */
  172. #define WM831X_DCMP4_SRC_SHIFT 13 /* DCMP4_SRC - [15:13] */
  173. #define WM831X_DCMP4_SRC_WIDTH 3 /* DCMP4_SRC - [15:13] */
  174. #define WM831X_DCMP4_GT 0x1000 /* DCMP4_GT */
  175. #define WM831X_DCMP4_GT_MASK 0x1000 /* DCMP4_GT */
  176. #define WM831X_DCMP4_GT_SHIFT 12 /* DCMP4_GT */
  177. #define WM831X_DCMP4_GT_WIDTH 1 /* DCMP4_GT */
  178. #define WM831X_DCMP4_THR_MASK 0x0FFF /* DCMP4_THR - [11:0] */
  179. #define WM831X_DCMP4_THR_SHIFT 0 /* DCMP4_THR - [11:0] */
  180. #define WM831X_DCMP4_THR_WIDTH 12 /* DCMP4_THR - [11:0] */
  181. #define WM831X_AUX_CAL_FACTOR 0xfff
  182. #define WM831X_AUX_CAL_NOMINAL 0x222
  183. enum wm831x_auxadc {
  184. WM831X_AUX_CAL = 15,
  185. WM831X_AUX_BKUP_BATT = 10,
  186. WM831X_AUX_WALL = 9,
  187. WM831X_AUX_BATT = 8,
  188. WM831X_AUX_USB = 7,
  189. WM831X_AUX_SYSVDD = 6,
  190. WM831X_AUX_BATT_TEMP = 5,
  191. WM831X_AUX_CHIP_TEMP = 4,
  192. WM831X_AUX_AUX4 = 3,
  193. WM831X_AUX_AUX3 = 2,
  194. WM831X_AUX_AUX2 = 1,
  195. WM831X_AUX_AUX1 = 0,
  196. };
  197. int wm831x_auxadc_read(struct wm831x *wm831x, enum wm831x_auxadc input);
  198. int wm831x_auxadc_read_uv(struct wm831x *wm831x, enum wm831x_auxadc input);
  199. #endif