imx7-iomuxc-gpr.h 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (C) 2015 Freescale Semiconductor, Inc.
  4. */
  5. #ifndef __LINUX_IMX7_IOMUXC_GPR_H
  6. #define __LINUX_IMX7_IOMUXC_GPR_H
  7. #define IOMUXC_GPR0 0x00
  8. #define IOMUXC_GPR1 0x04
  9. #define IOMUXC_GPR2 0x08
  10. #define IOMUXC_GPR3 0x0c
  11. #define IOMUXC_GPR4 0x10
  12. #define IOMUXC_GPR5 0x14
  13. #define IOMUXC_GPR6 0x18
  14. #define IOMUXC_GPR7 0x1c
  15. #define IOMUXC_GPR8 0x20
  16. #define IOMUXC_GPR9 0x24
  17. #define IOMUXC_GPR10 0x28
  18. #define IOMUXC_GPR11 0x2c
  19. #define IOMUXC_GPR12 0x30
  20. #define IOMUXC_GPR13 0x34
  21. #define IOMUXC_GPR14 0x38
  22. #define IOMUXC_GPR15 0x3c
  23. #define IOMUXC_GPR16 0x40
  24. #define IOMUXC_GPR17 0x44
  25. #define IOMUXC_GPR18 0x48
  26. #define IOMUXC_GPR19 0x4c
  27. #define IOMUXC_GPR20 0x50
  28. #define IOMUXC_GPR21 0x54
  29. #define IOMUXC_GPR22 0x58
  30. /* For imx7d iomux gpr register field define */
  31. #define IMX7D_GPR1_IRQ_MASK (0x1 << 12)
  32. #define IMX7D_GPR1_ENET1_TX_CLK_SEL_MASK (0x1 << 13)
  33. #define IMX7D_GPR1_ENET2_TX_CLK_SEL_MASK (0x1 << 14)
  34. #define IMX7D_GPR1_ENET_TX_CLK_SEL_MASK (0x3 << 13)
  35. #define IMX7D_GPR1_ENET1_CLK_DIR_MASK (0x1 << 17)
  36. #define IMX7D_GPR1_ENET2_CLK_DIR_MASK (0x1 << 18)
  37. #define IMX7D_GPR1_ENET_CLK_DIR_MASK (0x3 << 17)
  38. #define IMX7D_GPR5_CSI_MUX_CONTROL_MIPI (0x1 << 4)
  39. #define IMX7D_GPR12_PCIE_PHY_REFCLK_SEL BIT(5)
  40. #define IMX7D_GPR22_PCIE_PHY_PLL_LOCKED BIT(31)
  41. #endif /* __LINUX_IMX7_IOMUXC_GPR_H */