thermal_qti.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2021-2024, Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #include <dt-bindings/thermal/thermal.h>
  7. #ifndef _DT_BINDINGS_QTI_THERMAL_H
  8. #define _DT_BINDINGS_QTI_THERMAL_H
  9. #define THERMAL_MAX_LIMIT (THERMAL_NO_LIMIT - 1)
  10. #define AGGREGATE_COEFF_VALUE 0
  11. #define AGGREGATE_MAX_VALUE 1
  12. #define AGGREGATE_MIN_VALUE 2
  13. #define QMI_PA 0
  14. #define QMI_PA_1 1
  15. #define QMI_PA_2 2
  16. #define QMI_QFE_PA_0 3
  17. #define QMI_QFE_WTR_0 4
  18. #define QMI_MODEM_TSENS 5
  19. #define QMI_QFE_MMW_0 6
  20. #define QMI_QFE_MMW_1 7
  21. #define QMI_QFE_MMW_2 8
  22. #define QMI_QFE_MMW_3 9
  23. #define QMI_XO_THERM 10
  24. #define QMI_QFE_PA_MDM 11
  25. #define QMI_QFE_PA_WTR 12
  26. #define QMI_QFE_MMW_STREAMER_0 13
  27. #define QMI_QFE_MMW_0_MOD 14
  28. #define QMI_QFE_MMW_1_MOD 15
  29. #define QMI_QFE_MMW_2_MOD 16
  30. #define QMI_QFE_MMW_3_MOD 17
  31. #define QMI_QFE_RET_PA_0 18
  32. #define QMI_QFE_WTR_PA_0 19
  33. #define QMI_QFE_WTR_PA_1 20
  34. #define QMI_QFE_WTR_PA_2 21
  35. #define QMI_QFE_WTR_PA_3 22
  36. #define QMI_SYS_THERM_1 23
  37. #define QMI_SYS_THERM_2 24
  38. #define QMI_MODEM_TSENS_1 25
  39. #define QMI_MMW_PA1 26
  40. #define QMI_MMW_PA2 27
  41. #define QMI_MMW_PA3 28
  42. #define QMI_SDR_MMW 29
  43. #define QMI_QTM_THERM 30
  44. #define QMI_BCL_WARN 31
  45. #define QMI_SDR0_PA0 32
  46. #define QMI_SDR0_PA1 33
  47. #define QMI_SDR0_PA2 34
  48. #define QMI_SDR0_PA3 35
  49. #define QMI_SDR0_PA4 36
  50. #define QMI_SDR0_PA5 37
  51. #define QMI_SDR0 38
  52. #define QMI_SDR1_PA0 39
  53. #define QMI_SDR1_PA1 40
  54. #define QMI_SDR1_PA2 41
  55. #define QMI_SDR1_PA3 42
  56. #define QMI_SDR1_PA4 43
  57. #define QMI_SDR1_PA5 44
  58. #define QMI_SDR1 45
  59. #define QMI_MMW0 46
  60. #define QMI_MMW1 47
  61. #define QMI_MMW2 48
  62. #define QMI_MMW3 49
  63. #define QMI_MMW_IFIC0 50
  64. #define QMI_SUB1_MODEM_CFG 51
  65. #define QMI_SUB1_LTE_CC 52
  66. #define QMI_SUB1_MCG_FR1_CC 53
  67. #define QMI_SUB1_MCG_FR2_CC 54
  68. #define QMI_SUB1_SCG_FR1_CC 55
  69. #define QMI_SUB1_SCG_FR2_CC 56
  70. #define QMI_SUB2_MODEM_CFG 57
  71. #define QMI_SUB2_LTE_CC 58
  72. #define QMI_SUB2_MCG_FR1_CC 59
  73. #define QMI_SUB2_MCG_FR2_CC 60
  74. #define QMI_SUB2_SCG_FR1_CC 61
  75. #define QMI_SUB2_SCG_FR2_CC 62
  76. #define QMI_NSP_ISENSE_TRIM 63
  77. #define QMI_EPM0 64
  78. #define QMI_EPM1 65
  79. #define QMI_EPM2 66
  80. #define QMI_EPM3 67
  81. #define QMI_EPM4 68
  82. #define QMI_EPM5 69
  83. #define QMI_EPM6 70
  84. #define QMI_EPM7 71
  85. #define QMI_SDR0_PA 72
  86. #define QMI_SDR1_PA 73
  87. #define QMI_SUB0_SDR0_PA 74
  88. #define QMI_SUB1_SDR0_PA 75
  89. #define QMI_SYS_THERM_3 76
  90. #define QMI_SYS_THERM_4 77
  91. #define QMI_SYS_THERM_5 78
  92. #define QMI_SYS_THERM_6 79
  93. #define QMI_BEAMER_N_THERM 80
  94. #define QMI_BEAMER_E_THERM 81
  95. #define QMI_BEAMER_W_THERM 82
  96. #define QMI_TS_QFE_RET_PA0_FR1 83
  97. #define QMI_TS_QFE_WTR_PA0_FR1 84
  98. #define QMI_TS_QFE_WTR0_FR1 85
  99. #define QMI_MODEM_INST_ID 0x0
  100. #define QMI_ADSP_INST_ID 0x1
  101. #define QMI_CDSP_INST_ID 0x43
  102. #define QMI_SLPI_INST_ID 0x53
  103. #define QMI_MODEM_NR_INST_ID 0x64
  104. #define QMI_WPSS_INST_ID 0x73
  105. #endif