rk3588-power.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /* SPDX-License-Identifier: (GPL-2.0 or MIT) */
  2. #ifndef __DT_BINDINGS_POWER_RK3588_POWER_H__
  3. #define __DT_BINDINGS_POWER_RK3588_POWER_H__
  4. /* VD_LITDSU */
  5. #define RK3588_PD_CPU_0 0
  6. #define RK3588_PD_CPU_1 1
  7. #define RK3588_PD_CPU_2 2
  8. #define RK3588_PD_CPU_3 3
  9. /* VD_BIGCORE0 */
  10. #define RK3588_PD_CPU_4 4
  11. #define RK3588_PD_CPU_5 5
  12. /* VD_BIGCORE1 */
  13. #define RK3588_PD_CPU_6 6
  14. #define RK3588_PD_CPU_7 7
  15. /* VD_NPU */
  16. #define RK3588_PD_NPU 8
  17. #define RK3588_PD_NPUTOP 9
  18. #define RK3588_PD_NPU1 10
  19. #define RK3588_PD_NPU2 11
  20. /* VD_GPU */
  21. #define RK3588_PD_GPU 12
  22. /* VD_VCODEC */
  23. #define RK3588_PD_VCODEC 13
  24. #define RK3588_PD_RKVDEC0 14
  25. #define RK3588_PD_RKVDEC1 15
  26. #define RK3588_PD_VENC0 16
  27. #define RK3588_PD_VENC1 17
  28. /* VD_DD01 */
  29. #define RK3588_PD_DDR01 18
  30. /* VD_DD23 */
  31. #define RK3588_PD_DDR23 19
  32. /* VD_LOGIC */
  33. #define RK3588_PD_CENTER 20
  34. #define RK3588_PD_VDPU 21
  35. #define RK3588_PD_RGA30 22
  36. #define RK3588_PD_AV1 23
  37. #define RK3588_PD_VOP 24
  38. #define RK3588_PD_VO0 25
  39. #define RK3588_PD_VO1 26
  40. #define RK3588_PD_VI 27
  41. #define RK3588_PD_ISP1 28
  42. #define RK3588_PD_FEC 29
  43. #define RK3588_PD_RGA31 30
  44. #define RK3588_PD_USB 31
  45. #define RK3588_PD_PHP 32
  46. #define RK3588_PD_GMAC 33
  47. #define RK3588_PD_PCIE 34
  48. #define RK3588_PD_NVM 35
  49. #define RK3588_PD_NVM0 36
  50. #define RK3588_PD_SDIO 37
  51. #define RK3588_PD_AUDIO 38
  52. #define RK3588_PD_SECURE 39
  53. #define RK3588_PD_SDMMC 40
  54. #define RK3588_PD_CRYPTO 41
  55. #define RK3588_PD_BUS 42
  56. /* VD_PMU */
  57. #define RK3588_PD_PMU1 43
  58. #endif