hisi.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * This header provides constants for hisilicon pinctrl bindings.
  4. *
  5. * Copyright (c) 2015 HiSilicon Limited.
  6. * Copyright (c) 2015 Linaro Limited.
  7. */
  8. #ifndef _DT_BINDINGS_PINCTRL_HISI_H
  9. #define _DT_BINDINGS_PINCTRL_HISI_H
  10. /* iomg bit definition */
  11. #define MUX_M0 0
  12. #define MUX_M1 1
  13. #define MUX_M2 2
  14. #define MUX_M3 3
  15. #define MUX_M4 4
  16. #define MUX_M5 5
  17. #define MUX_M6 6
  18. #define MUX_M7 7
  19. /* iocg bit definition */
  20. #define PULL_MASK (3)
  21. #define PULL_DIS (0)
  22. #define PULL_UP (1 << 0)
  23. #define PULL_DOWN (1 << 1)
  24. /* drive strength definition */
  25. #define DRIVE_MASK (7 << 4)
  26. #define DRIVE1_02MA (0 << 4)
  27. #define DRIVE1_04MA (1 << 4)
  28. #define DRIVE1_08MA (2 << 4)
  29. #define DRIVE1_10MA (3 << 4)
  30. #define DRIVE2_02MA (0 << 4)
  31. #define DRIVE2_04MA (1 << 4)
  32. #define DRIVE2_08MA (2 << 4)
  33. #define DRIVE2_10MA (3 << 4)
  34. #define DRIVE3_04MA (0 << 4)
  35. #define DRIVE3_08MA (1 << 4)
  36. #define DRIVE3_12MA (2 << 4)
  37. #define DRIVE3_16MA (3 << 4)
  38. #define DRIVE3_20MA (4 << 4)
  39. #define DRIVE3_24MA (5 << 4)
  40. #define DRIVE3_32MA (6 << 4)
  41. #define DRIVE3_40MA (7 << 4)
  42. #define DRIVE4_02MA (0 << 4)
  43. #define DRIVE4_04MA (2 << 4)
  44. #define DRIVE4_08MA (4 << 4)
  45. #define DRIVE4_10MA (6 << 4)
  46. /* drive strength definition for hi3660 */
  47. #define DRIVE6_MASK (15 << 4)
  48. #define DRIVE6_04MA (0 << 4)
  49. #define DRIVE6_12MA (4 << 4)
  50. #define DRIVE6_19MA (8 << 4)
  51. #define DRIVE6_27MA (10 << 4)
  52. #define DRIVE6_32MA (15 << 4)
  53. #define DRIVE7_02MA (0 << 4)
  54. #define DRIVE7_04MA (1 << 4)
  55. #define DRIVE7_06MA (2 << 4)
  56. #define DRIVE7_08MA (3 << 4)
  57. #define DRIVE7_10MA (4 << 4)
  58. #define DRIVE7_12MA (5 << 4)
  59. #define DRIVE7_14MA (6 << 4)
  60. #define DRIVE7_16MA (7 << 4)
  61. #endif