tegra234-mc.h 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143
  1. /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
  2. /* Copyright (c) 2018-2022, NVIDIA CORPORATION. All rights reserved. */
  3. #ifndef DT_BINDINGS_MEMORY_TEGRA234_MC_H
  4. #define DT_BINDINGS_MEMORY_TEGRA234_MC_H
  5. /* special clients */
  6. #define TEGRA234_SID_INVALID 0x00
  7. #define TEGRA234_SID_PASSTHROUGH 0x7f
  8. /* NISO0 stream IDs */
  9. #define TEGRA234_SID_APE 0x02
  10. #define TEGRA234_SID_HDA 0x03
  11. #define TEGRA234_SID_GPCDMA 0x04
  12. #define TEGRA234_SID_MGBE 0x06
  13. #define TEGRA234_SID_PCIE0 0x12
  14. #define TEGRA234_SID_PCIE4 0x13
  15. #define TEGRA234_SID_PCIE5 0x14
  16. #define TEGRA234_SID_PCIE6 0x15
  17. #define TEGRA234_SID_PCIE9 0x1f
  18. #define TEGRA234_SID_MGBE_VF1 0x49
  19. #define TEGRA234_SID_MGBE_VF2 0x4a
  20. #define TEGRA234_SID_MGBE_VF3 0x4b
  21. /* NISO1 stream IDs */
  22. #define TEGRA234_SID_SDMMC4 0x02
  23. #define TEGRA234_SID_PCIE1 0x05
  24. #define TEGRA234_SID_PCIE2 0x06
  25. #define TEGRA234_SID_PCIE3 0x07
  26. #define TEGRA234_SID_PCIE7 0x08
  27. #define TEGRA234_SID_PCIE8 0x09
  28. #define TEGRA234_SID_PCIE10 0x0b
  29. #define TEGRA234_SID_BPMP 0x10
  30. #define TEGRA234_SID_HOST1X 0x27
  31. #define TEGRA234_SID_VIC 0x34
  32. /* Shared stream IDs */
  33. #define TEGRA234_SID_HOST1X_CTX0 0x35
  34. #define TEGRA234_SID_HOST1X_CTX1 0x36
  35. #define TEGRA234_SID_HOST1X_CTX2 0x37
  36. #define TEGRA234_SID_HOST1X_CTX3 0x38
  37. #define TEGRA234_SID_HOST1X_CTX4 0x39
  38. #define TEGRA234_SID_HOST1X_CTX5 0x3a
  39. #define TEGRA234_SID_HOST1X_CTX6 0x3b
  40. #define TEGRA234_SID_HOST1X_CTX7 0x3c
  41. /*
  42. * memory client IDs
  43. */
  44. /* High-definition audio (HDA) read clients */
  45. #define TEGRA234_MEMORY_CLIENT_HDAR 0x15
  46. #define TEGRA234_MEMORY_CLIENT_HOST1XDMAR 0x16
  47. /* PCIE6 read clients */
  48. #define TEGRA234_MEMORY_CLIENT_PCIE6AR 0x28
  49. /* PCIE6 write clients */
  50. #define TEGRA234_MEMORY_CLIENT_PCIE6AW 0x29
  51. /* PCIE7 read clients */
  52. #define TEGRA234_MEMORY_CLIENT_PCIE7AR 0x2a
  53. /* PCIE7 write clients */
  54. #define TEGRA234_MEMORY_CLIENT_PCIE7AW 0x30
  55. /* PCIE8 read clients */
  56. #define TEGRA234_MEMORY_CLIENT_PCIE8AR 0x32
  57. /* High-definition audio (HDA) write clients */
  58. #define TEGRA234_MEMORY_CLIENT_HDAW 0x35
  59. /* PCIE8 write clients */
  60. #define TEGRA234_MEMORY_CLIENT_PCIE8AW 0x3b
  61. /* PCIE9 read clients */
  62. #define TEGRA234_MEMORY_CLIENT_PCIE9AR 0x3c
  63. /* PCIE6r1 read clients */
  64. #define TEGRA234_MEMORY_CLIENT_PCIE6AR1 0x3d
  65. /* PCIE9 write clients */
  66. #define TEGRA234_MEMORY_CLIENT_PCIE9AW 0x3e
  67. /* PCIE10 read clients */
  68. #define TEGRA234_MEMORY_CLIENT_PCIE10AR 0x3f
  69. /* PCIE10 write clients */
  70. #define TEGRA234_MEMORY_CLIENT_PCIE10AW 0x40
  71. /* PCIE10r1 read clients */
  72. #define TEGRA234_MEMORY_CLIENT_PCIE10AR1 0x48
  73. /* PCIE7r1 read clients */
  74. #define TEGRA234_MEMORY_CLIENT_PCIE7AR1 0x49
  75. /* MGBE0 read client */
  76. #define TEGRA234_MEMORY_CLIENT_MGBEARD 0x58
  77. /* MGBEB read client */
  78. #define TEGRA234_MEMORY_CLIENT_MGBEBRD 0x59
  79. /* MGBEC read client */
  80. #define TEGRA234_MEMORY_CLIENT_MGBECRD 0x5a
  81. /* MGBED read client */
  82. #define TEGRA234_MEMORY_CLIENT_MGBEDRD 0x5b
  83. /* MGBE0 write client */
  84. #define TEGRA234_MEMORY_CLIENT_MGBEAWR 0x5c
  85. /* MGBEB write client */
  86. #define TEGRA234_MEMORY_CLIENT_MGBEBWR 0x5f
  87. /* MGBEC write client */
  88. #define TEGRA234_MEMORY_CLIENT_MGBECWR 0x61
  89. /* sdmmcd memory read client */
  90. #define TEGRA234_MEMORY_CLIENT_SDMMCRAB 0x63
  91. /* MGBED write client */
  92. #define TEGRA234_MEMORY_CLIENT_MGBEDWR 0x65
  93. /* sdmmcd memory write client */
  94. #define TEGRA234_MEMORY_CLIENT_SDMMCWAB 0x67
  95. #define TEGRA234_MEMORY_CLIENT_VICSRD 0x6c
  96. #define TEGRA234_MEMORY_CLIENT_VICSWR 0x6d
  97. /* BPMP read client */
  98. #define TEGRA234_MEMORY_CLIENT_BPMPR 0x93
  99. /* BPMP write client */
  100. #define TEGRA234_MEMORY_CLIENT_BPMPW 0x94
  101. /* BPMPDMA read client */
  102. #define TEGRA234_MEMORY_CLIENT_BPMPDMAR 0x95
  103. /* BPMPDMA write client */
  104. #define TEGRA234_MEMORY_CLIENT_BPMPDMAW 0x96
  105. /* APEDMA read client */
  106. #define TEGRA234_MEMORY_CLIENT_APEDMAR 0x9f
  107. /* APEDMA write client */
  108. #define TEGRA234_MEMORY_CLIENT_APEDMAW 0xa0
  109. /* PCIE0 read clients */
  110. #define TEGRA234_MEMORY_CLIENT_PCIE0R 0xd8
  111. /* PCIE0 write clients */
  112. #define TEGRA234_MEMORY_CLIENT_PCIE0W 0xd9
  113. /* PCIE1 read clients */
  114. #define TEGRA234_MEMORY_CLIENT_PCIE1R 0xda
  115. /* PCIE1 write clients */
  116. #define TEGRA234_MEMORY_CLIENT_PCIE1W 0xdb
  117. /* PCIE2 read clients */
  118. #define TEGRA234_MEMORY_CLIENT_PCIE2AR 0xdc
  119. /* PCIE2 write clients */
  120. #define TEGRA234_MEMORY_CLIENT_PCIE2AW 0xdd
  121. /* PCIE3 read clients */
  122. #define TEGRA234_MEMORY_CLIENT_PCIE3R 0xde
  123. /* PCIE3 write clients */
  124. #define TEGRA234_MEMORY_CLIENT_PCIE3W 0xdf
  125. /* PCIE4 read clients */
  126. #define TEGRA234_MEMORY_CLIENT_PCIE4R 0xe0
  127. /* PCIE4 write clients */
  128. #define TEGRA234_MEMORY_CLIENT_PCIE4W 0xe1
  129. /* PCIE5 read clients */
  130. #define TEGRA234_MEMORY_CLIENT_PCIE5R 0xe2
  131. /* PCIE5 write clients */
  132. #define TEGRA234_MEMORY_CLIENT_PCIE5W 0xe3
  133. /* PCIE5r1 read clients */
  134. #define TEGRA234_MEMORY_CLIENT_PCIE5R1 0xef
  135. #endif