123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143 |
- /* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
- /* Copyright (c) 2018-2022, NVIDIA CORPORATION. All rights reserved. */
- #ifndef DT_BINDINGS_MEMORY_TEGRA234_MC_H
- #define DT_BINDINGS_MEMORY_TEGRA234_MC_H
- /* special clients */
- #define TEGRA234_SID_INVALID 0x00
- #define TEGRA234_SID_PASSTHROUGH 0x7f
- /* NISO0 stream IDs */
- #define TEGRA234_SID_APE 0x02
- #define TEGRA234_SID_HDA 0x03
- #define TEGRA234_SID_GPCDMA 0x04
- #define TEGRA234_SID_MGBE 0x06
- #define TEGRA234_SID_PCIE0 0x12
- #define TEGRA234_SID_PCIE4 0x13
- #define TEGRA234_SID_PCIE5 0x14
- #define TEGRA234_SID_PCIE6 0x15
- #define TEGRA234_SID_PCIE9 0x1f
- #define TEGRA234_SID_MGBE_VF1 0x49
- #define TEGRA234_SID_MGBE_VF2 0x4a
- #define TEGRA234_SID_MGBE_VF3 0x4b
- /* NISO1 stream IDs */
- #define TEGRA234_SID_SDMMC4 0x02
- #define TEGRA234_SID_PCIE1 0x05
- #define TEGRA234_SID_PCIE2 0x06
- #define TEGRA234_SID_PCIE3 0x07
- #define TEGRA234_SID_PCIE7 0x08
- #define TEGRA234_SID_PCIE8 0x09
- #define TEGRA234_SID_PCIE10 0x0b
- #define TEGRA234_SID_BPMP 0x10
- #define TEGRA234_SID_HOST1X 0x27
- #define TEGRA234_SID_VIC 0x34
- /* Shared stream IDs */
- #define TEGRA234_SID_HOST1X_CTX0 0x35
- #define TEGRA234_SID_HOST1X_CTX1 0x36
- #define TEGRA234_SID_HOST1X_CTX2 0x37
- #define TEGRA234_SID_HOST1X_CTX3 0x38
- #define TEGRA234_SID_HOST1X_CTX4 0x39
- #define TEGRA234_SID_HOST1X_CTX5 0x3a
- #define TEGRA234_SID_HOST1X_CTX6 0x3b
- #define TEGRA234_SID_HOST1X_CTX7 0x3c
- /*
- * memory client IDs
- */
- /* High-definition audio (HDA) read clients */
- #define TEGRA234_MEMORY_CLIENT_HDAR 0x15
- #define TEGRA234_MEMORY_CLIENT_HOST1XDMAR 0x16
- /* PCIE6 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE6AR 0x28
- /* PCIE6 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE6AW 0x29
- /* PCIE7 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE7AR 0x2a
- /* PCIE7 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE7AW 0x30
- /* PCIE8 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE8AR 0x32
- /* High-definition audio (HDA) write clients */
- #define TEGRA234_MEMORY_CLIENT_HDAW 0x35
- /* PCIE8 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE8AW 0x3b
- /* PCIE9 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE9AR 0x3c
- /* PCIE6r1 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE6AR1 0x3d
- /* PCIE9 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE9AW 0x3e
- /* PCIE10 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE10AR 0x3f
- /* PCIE10 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE10AW 0x40
- /* PCIE10r1 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE10AR1 0x48
- /* PCIE7r1 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE7AR1 0x49
- /* MGBE0 read client */
- #define TEGRA234_MEMORY_CLIENT_MGBEARD 0x58
- /* MGBEB read client */
- #define TEGRA234_MEMORY_CLIENT_MGBEBRD 0x59
- /* MGBEC read client */
- #define TEGRA234_MEMORY_CLIENT_MGBECRD 0x5a
- /* MGBED read client */
- #define TEGRA234_MEMORY_CLIENT_MGBEDRD 0x5b
- /* MGBE0 write client */
- #define TEGRA234_MEMORY_CLIENT_MGBEAWR 0x5c
- /* MGBEB write client */
- #define TEGRA234_MEMORY_CLIENT_MGBEBWR 0x5f
- /* MGBEC write client */
- #define TEGRA234_MEMORY_CLIENT_MGBECWR 0x61
- /* sdmmcd memory read client */
- #define TEGRA234_MEMORY_CLIENT_SDMMCRAB 0x63
- /* MGBED write client */
- #define TEGRA234_MEMORY_CLIENT_MGBEDWR 0x65
- /* sdmmcd memory write client */
- #define TEGRA234_MEMORY_CLIENT_SDMMCWAB 0x67
- #define TEGRA234_MEMORY_CLIENT_VICSRD 0x6c
- #define TEGRA234_MEMORY_CLIENT_VICSWR 0x6d
- /* BPMP read client */
- #define TEGRA234_MEMORY_CLIENT_BPMPR 0x93
- /* BPMP write client */
- #define TEGRA234_MEMORY_CLIENT_BPMPW 0x94
- /* BPMPDMA read client */
- #define TEGRA234_MEMORY_CLIENT_BPMPDMAR 0x95
- /* BPMPDMA write client */
- #define TEGRA234_MEMORY_CLIENT_BPMPDMAW 0x96
- /* APEDMA read client */
- #define TEGRA234_MEMORY_CLIENT_APEDMAR 0x9f
- /* APEDMA write client */
- #define TEGRA234_MEMORY_CLIENT_APEDMAW 0xa0
- /* PCIE0 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE0R 0xd8
- /* PCIE0 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE0W 0xd9
- /* PCIE1 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE1R 0xda
- /* PCIE1 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE1W 0xdb
- /* PCIE2 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE2AR 0xdc
- /* PCIE2 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE2AW 0xdd
- /* PCIE3 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE3R 0xde
- /* PCIE3 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE3W 0xdf
- /* PCIE4 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE4R 0xe0
- /* PCIE4 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE4W 0xe1
- /* PCIE5 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE5R 0xe2
- /* PCIE5 write clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE5W 0xe3
- /* PCIE5r1 read clients */
- #define TEGRA234_MEMORY_CLIENT_PCIE5R1 0xef
- #endif
|