tegra210-mc.h 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef DT_BINDINGS_MEMORY_TEGRA210_MC_H
  3. #define DT_BINDINGS_MEMORY_TEGRA210_MC_H
  4. #define TEGRA_SWGROUP_PTC 0
  5. #define TEGRA_SWGROUP_DC 1
  6. #define TEGRA_SWGROUP_DCB 2
  7. #define TEGRA_SWGROUP_AFI 3
  8. #define TEGRA_SWGROUP_AVPC 4
  9. #define TEGRA_SWGROUP_HDA 5
  10. #define TEGRA_SWGROUP_HC 6
  11. #define TEGRA_SWGROUP_NVENC 7
  12. #define TEGRA_SWGROUP_PPCS 8
  13. #define TEGRA_SWGROUP_SATA 9
  14. #define TEGRA_SWGROUP_MPCORE 10
  15. #define TEGRA_SWGROUP_ISP2 11
  16. #define TEGRA_SWGROUP_XUSB_HOST 12
  17. #define TEGRA_SWGROUP_XUSB_DEV 13
  18. #define TEGRA_SWGROUP_ISP2B 14
  19. #define TEGRA_SWGROUP_TSEC 15
  20. #define TEGRA_SWGROUP_A9AVP 16
  21. #define TEGRA_SWGROUP_GPU 17
  22. #define TEGRA_SWGROUP_SDMMC1A 18
  23. #define TEGRA_SWGROUP_SDMMC2A 19
  24. #define TEGRA_SWGROUP_SDMMC3A 20
  25. #define TEGRA_SWGROUP_SDMMC4A 21
  26. #define TEGRA_SWGROUP_VIC 22
  27. #define TEGRA_SWGROUP_VI 23
  28. #define TEGRA_SWGROUP_NVDEC 24
  29. #define TEGRA_SWGROUP_APE 25
  30. #define TEGRA_SWGROUP_NVJPG 26
  31. #define TEGRA_SWGROUP_SE 27
  32. #define TEGRA_SWGROUP_AXIAP 28
  33. #define TEGRA_SWGROUP_ETR 29
  34. #define TEGRA_SWGROUP_TSECB 30
  35. #define TEGRA_SWGROUP_NV 31
  36. #define TEGRA_SWGROUP_NV2 32
  37. #define TEGRA_SWGROUP_PPCS1 33
  38. #define TEGRA_SWGROUP_DC1 34
  39. #define TEGRA_SWGROUP_PPCS2 35
  40. #define TEGRA_SWGROUP_HC1 36
  41. #define TEGRA_SWGROUP_SE1 37
  42. #define TEGRA_SWGROUP_TSEC1 38
  43. #define TEGRA_SWGROUP_TSECB1 39
  44. #define TEGRA_SWGROUP_NVDEC1 40
  45. #define TEGRA210_MC_RESET_AFI 0
  46. #define TEGRA210_MC_RESET_AVPC 1
  47. #define TEGRA210_MC_RESET_DC 2
  48. #define TEGRA210_MC_RESET_DCB 3
  49. #define TEGRA210_MC_RESET_HC 4
  50. #define TEGRA210_MC_RESET_HDA 5
  51. #define TEGRA210_MC_RESET_ISP2 6
  52. #define TEGRA210_MC_RESET_MPCORE 7
  53. #define TEGRA210_MC_RESET_NVENC 8
  54. #define TEGRA210_MC_RESET_PPCS 9
  55. #define TEGRA210_MC_RESET_SATA 10
  56. #define TEGRA210_MC_RESET_VI 11
  57. #define TEGRA210_MC_RESET_VIC 12
  58. #define TEGRA210_MC_RESET_XUSB_HOST 13
  59. #define TEGRA210_MC_RESET_XUSB_DEV 14
  60. #define TEGRA210_MC_RESET_A9AVP 15
  61. #define TEGRA210_MC_RESET_TSEC 16
  62. #define TEGRA210_MC_RESET_SDMMC1 17
  63. #define TEGRA210_MC_RESET_SDMMC2 18
  64. #define TEGRA210_MC_RESET_SDMMC3 19
  65. #define TEGRA210_MC_RESET_SDMMC4 20
  66. #define TEGRA210_MC_RESET_ISP2B 21
  67. #define TEGRA210_MC_RESET_GPU 22
  68. #define TEGRA210_MC_RESET_NVDEC 23
  69. #define TEGRA210_MC_RESET_APE 24
  70. #define TEGRA210_MC_RESET_SE 25
  71. #define TEGRA210_MC_RESET_NVJPG 26
  72. #define TEGRA210_MC_RESET_AXIAP 27
  73. #define TEGRA210_MC_RESET_ETR 28
  74. #define TEGRA210_MC_RESET_TSECB 29
  75. #endif