tegra114-mc.h 1.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef DT_BINDINGS_MEMORY_TEGRA114_MC_H
  3. #define DT_BINDINGS_MEMORY_TEGRA114_MC_H
  4. #define TEGRA_SWGROUP_PTC 0
  5. #define TEGRA_SWGROUP_DC 1
  6. #define TEGRA_SWGROUP_DCB 2
  7. #define TEGRA_SWGROUP_EPP 3
  8. #define TEGRA_SWGROUP_G2 4
  9. #define TEGRA_SWGROUP_AVPC 5
  10. #define TEGRA_SWGROUP_NV 6
  11. #define TEGRA_SWGROUP_HDA 7
  12. #define TEGRA_SWGROUP_HC 8
  13. #define TEGRA_SWGROUP_MSENC 9
  14. #define TEGRA_SWGROUP_PPCS 10
  15. #define TEGRA_SWGROUP_VDE 11
  16. #define TEGRA_SWGROUP_MPCORELP 12
  17. #define TEGRA_SWGROUP_MPCORE 13
  18. #define TEGRA_SWGROUP_VI 14
  19. #define TEGRA_SWGROUP_ISP 15
  20. #define TEGRA_SWGROUP_XUSB_HOST 16
  21. #define TEGRA_SWGROUP_XUSB_DEV 17
  22. #define TEGRA_SWGROUP_EMUCIF 18
  23. #define TEGRA_SWGROUP_TSEC 19
  24. #define TEGRA114_MC_RESET_AVPC 0
  25. #define TEGRA114_MC_RESET_DC 1
  26. #define TEGRA114_MC_RESET_DCB 2
  27. #define TEGRA114_MC_RESET_EPP 3
  28. #define TEGRA114_MC_RESET_2D 4
  29. #define TEGRA114_MC_RESET_HC 5
  30. #define TEGRA114_MC_RESET_HDA 6
  31. #define TEGRA114_MC_RESET_ISP 7
  32. #define TEGRA114_MC_RESET_MPCORE 8
  33. #define TEGRA114_MC_RESET_MPCORELP 9
  34. #define TEGRA114_MC_RESET_MPE 10
  35. #define TEGRA114_MC_RESET_3D 11
  36. #define TEGRA114_MC_RESET_3D2 12
  37. #define TEGRA114_MC_RESET_PPCS 13
  38. #define TEGRA114_MC_RESET_VDE 14
  39. #define TEGRA114_MC_RESET_VI 15
  40. #endif