qcom,sm8350.h 4.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2. /*
  3. * Qualcomm SM8350 interconnect IDs
  4. *
  5. * Copyright (c) 2019-2020, The Linux Foundation. All rights reserved.
  6. * Copyright (c) 2021, Linaro Limited
  7. */
  8. #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8350_H
  9. #define __DT_BINDINGS_INTERCONNECT_QCOM_SM8350_H
  10. #define MASTER_QSPI_0 0
  11. #define MASTER_QUP_1 1
  12. #define MASTER_A1NOC_CFG 2
  13. #define MASTER_SDCC_4 3
  14. #define MASTER_UFS_MEM 4
  15. #define MASTER_USB3_0 5
  16. #define MASTER_USB3_1 6
  17. #define SLAVE_A1NOC_SNOC 7
  18. #define SLAVE_SERVICE_A1NOC 8
  19. #define MASTER_QDSS_BAM 0
  20. #define MASTER_QUP_0 1
  21. #define MASTER_QUP_2 2
  22. #define MASTER_A2NOC_CFG 3
  23. #define MASTER_CRYPTO 4
  24. #define MASTER_IPA 5
  25. #define MASTER_PCIE_0 6
  26. #define MASTER_PCIE_1 7
  27. #define MASTER_QDSS_ETR 8
  28. #define MASTER_SDCC_2 9
  29. #define MASTER_UFS_CARD 10
  30. #define SLAVE_A2NOC_SNOC 11
  31. #define SLAVE_ANOC_PCIE_GEM_NOC 12
  32. #define SLAVE_SERVICE_A2NOC 13
  33. #define MASTER_GEM_NOC_CNOC 0
  34. #define MASTER_GEM_NOC_PCIE_SNOC 1
  35. #define MASTER_QDSS_DAP 2
  36. #define SLAVE_AHB2PHY_SOUTH 3
  37. #define SLAVE_AHB2PHY_NORTH 4
  38. #define SLAVE_AOSS 5
  39. #define SLAVE_APPSS 6
  40. #define SLAVE_CAMERA_CFG 7
  41. #define SLAVE_CLK_CTL 8
  42. #define SLAVE_CDSP_CFG 9
  43. #define SLAVE_RBCPR_CX_CFG 10
  44. #define SLAVE_RBCPR_MMCX_CFG 11
  45. #define SLAVE_RBCPR_MX_CFG 12
  46. #define SLAVE_CRYPTO_0_CFG 13
  47. #define SLAVE_CX_RDPM 14
  48. #define SLAVE_DCC_CFG 15
  49. #define SLAVE_DISPLAY_CFG 16
  50. #define SLAVE_GFX3D_CFG 17
  51. #define SLAVE_HWKM 18
  52. #define SLAVE_IMEM_CFG 19
  53. #define SLAVE_IPA_CFG 20
  54. #define SLAVE_IPC_ROUTER_CFG 21
  55. #define SLAVE_LPASS 22
  56. #define SLAVE_CNOC_MSS 23
  57. #define SLAVE_MX_RDPM 24
  58. #define SLAVE_PCIE_0_CFG 25
  59. #define SLAVE_PCIE_1_CFG 26
  60. #define SLAVE_PDM 27
  61. #define SLAVE_PIMEM_CFG 28
  62. #define SLAVE_PKA_WRAPPER_CFG 29
  63. #define SLAVE_PMU_WRAPPER_CFG 30
  64. #define SLAVE_QDSS_CFG 31
  65. #define SLAVE_QSPI_0 32
  66. #define SLAVE_QUP_0 33
  67. #define SLAVE_QUP_1 34
  68. #define SLAVE_QUP_2 35
  69. #define SLAVE_SDCC_2 36
  70. #define SLAVE_SDCC_4 37
  71. #define SLAVE_SECURITY 38
  72. #define SLAVE_SPSS_CFG 39
  73. #define SLAVE_TCSR 40
  74. #define SLAVE_TLMM 41
  75. #define SLAVE_UFS_CARD_CFG 42
  76. #define SLAVE_UFS_MEM_CFG 43
  77. #define SLAVE_USB3_0 44
  78. #define SLAVE_USB3_1 45
  79. #define SLAVE_VENUS_CFG 46
  80. #define SLAVE_VSENSE_CTRL_CFG 47
  81. #define SLAVE_A1NOC_CFG 48
  82. #define SLAVE_A2NOC_CFG 49
  83. #define SLAVE_DDRSS_CFG 50
  84. #define SLAVE_CNOC_MNOC_CFG 51
  85. #define SLAVE_SNOC_CFG 52
  86. #define SLAVE_BOOT_IMEM 53
  87. #define SLAVE_IMEM 54
  88. #define SLAVE_PIMEM 55
  89. #define SLAVE_SERVICE_CNOC 56
  90. #define SLAVE_PCIE_0 57
  91. #define SLAVE_PCIE_1 58
  92. #define SLAVE_QDSS_STM 59
  93. #define SLAVE_TCU 60
  94. #define MASTER_CNOC_DC_NOC 0
  95. #define SLAVE_LLCC_CFG 1
  96. #define SLAVE_GEM_NOC_CFG 2
  97. #define MASTER_GPU_TCU 0
  98. #define MASTER_SYS_TCU 1
  99. #define MASTER_APPSS_PROC 2
  100. #define MASTER_COMPUTE_NOC 3
  101. #define MASTER_GEM_NOC_CFG 4
  102. #define MASTER_GFX3D 5
  103. #define MASTER_MNOC_HF_MEM_NOC 6
  104. #define MASTER_MNOC_SF_MEM_NOC 7
  105. #define MASTER_ANOC_PCIE_GEM_NOC 8
  106. #define MASTER_SNOC_GC_MEM_NOC 9
  107. #define MASTER_SNOC_SF_MEM_NOC 10
  108. #define SLAVE_MSS_PROC_MS_MPU_CFG 11
  109. #define SLAVE_MCDMA_MS_MPU_CFG 12
  110. #define SLAVE_GEM_NOC_CNOC 13
  111. #define SLAVE_LLCC 14
  112. #define SLAVE_MEM_NOC_PCIE_SNOC 15
  113. #define SLAVE_SERVICE_GEM_NOC_1 16
  114. #define SLAVE_SERVICE_GEM_NOC_2 17
  115. #define SLAVE_SERVICE_GEM_NOC 18
  116. #define MASTER_MNOC_HF_MEM_NOC_DISP 19
  117. #define MASTER_MNOC_SF_MEM_NOC_DISP 20
  118. #define SLAVE_LLCC_DISP 21
  119. #define MASTER_CNOC_LPASS_AG_NOC 0
  120. #define SLAVE_LPASS_CORE_CFG 1
  121. #define SLAVE_LPASS_LPI_CFG 2
  122. #define SLAVE_LPASS_MPU_CFG 3
  123. #define SLAVE_LPASS_TOP_CFG 4
  124. #define SLAVE_SERVICES_LPASS_AML_NOC 5
  125. #define SLAVE_SERVICE_LPASS_AG_NOC 6
  126. #define MASTER_LLCC 0
  127. #define SLAVE_EBI1 1
  128. #define MASTER_LLCC_DISP 2
  129. #define SLAVE_EBI1_DISP 3
  130. #define MASTER_CAMNOC_HF 0
  131. #define MASTER_CAMNOC_ICP 1
  132. #define MASTER_CAMNOC_SF 2
  133. #define MASTER_CNOC_MNOC_CFG 3
  134. #define MASTER_VIDEO_P0 4
  135. #define MASTER_VIDEO_P1 5
  136. #define MASTER_VIDEO_PROC 6
  137. #define MASTER_MDP0 7
  138. #define MASTER_MDP1 8
  139. #define MASTER_ROTATOR 9
  140. #define SLAVE_MNOC_HF_MEM_NOC 10
  141. #define SLAVE_MNOC_SF_MEM_NOC 11
  142. #define SLAVE_SERVICE_MNOC 12
  143. #define MASTER_MDP0_DISP 13
  144. #define MASTER_MDP1_DISP 14
  145. #define MASTER_ROTATOR_DISP 15
  146. #define SLAVE_MNOC_HF_MEM_NOC_DISP 16
  147. #define SLAVE_MNOC_SF_MEM_NOC_DISP 17
  148. #define MASTER_CDSP_NOC_CFG 0
  149. #define MASTER_CDSP_PROC 1
  150. #define SLAVE_CDSP_MEM_NOC 2
  151. #define SLAVE_SERVICE_NSP_NOC 3
  152. #define MASTER_A1NOC_SNOC 0
  153. #define MASTER_A2NOC_SNOC 1
  154. #define MASTER_SNOC_CFG 2
  155. #define MASTER_PIMEM 3
  156. #define MASTER_GIC 4
  157. #define SLAVE_SNOC_GEM_NOC_GC 5
  158. #define SLAVE_SNOC_GEM_NOC_SF 6
  159. #define SLAVE_SERVICE_SNOC 7
  160. #endif