r8a73a4-clock.h 1.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright 2014 Ulrich Hecht
  4. */
  5. #ifndef __DT_BINDINGS_CLOCK_R8A73A4_H__
  6. #define __DT_BINDINGS_CLOCK_R8A73A4_H__
  7. /* CPG */
  8. #define R8A73A4_CLK_MAIN 0
  9. #define R8A73A4_CLK_PLL0 1
  10. #define R8A73A4_CLK_PLL1 2
  11. #define R8A73A4_CLK_PLL2 3
  12. #define R8A73A4_CLK_PLL2S 4
  13. #define R8A73A4_CLK_PLL2H 5
  14. #define R8A73A4_CLK_Z 6
  15. #define R8A73A4_CLK_Z2 7
  16. #define R8A73A4_CLK_I 8
  17. #define R8A73A4_CLK_M3 9
  18. #define R8A73A4_CLK_B 10
  19. #define R8A73A4_CLK_M1 11
  20. #define R8A73A4_CLK_M2 12
  21. #define R8A73A4_CLK_ZX 13
  22. #define R8A73A4_CLK_ZS 14
  23. #define R8A73A4_CLK_HP 15
  24. /* MSTP2 */
  25. #define R8A73A4_CLK_DMAC 18
  26. #define R8A73A4_CLK_SCIFB3 17
  27. #define R8A73A4_CLK_SCIFB2 16
  28. #define R8A73A4_CLK_SCIFB1 7
  29. #define R8A73A4_CLK_SCIFB0 6
  30. #define R8A73A4_CLK_SCIFA0 4
  31. #define R8A73A4_CLK_SCIFA1 3
  32. /* MSTP3 */
  33. #define R8A73A4_CLK_CMT1 29
  34. #define R8A73A4_CLK_IIC1 23
  35. #define R8A73A4_CLK_IIC0 18
  36. #define R8A73A4_CLK_IIC7 17
  37. #define R8A73A4_CLK_IIC6 16
  38. #define R8A73A4_CLK_MMCIF0 15
  39. #define R8A73A4_CLK_SDHI0 14
  40. #define R8A73A4_CLK_SDHI1 13
  41. #define R8A73A4_CLK_SDHI2 12
  42. #define R8A73A4_CLK_MMCIF1 5
  43. #define R8A73A4_CLK_IIC2 0
  44. /* MSTP4 */
  45. #define R8A73A4_CLK_IIC3 11
  46. #define R8A73A4_CLK_IIC4 10
  47. #define R8A73A4_CLK_IIC5 9
  48. #define R8A73A4_CLK_INTC_SYS 8
  49. #define R8A73A4_CLK_IRQC 7
  50. /* MSTP5 */
  51. #define R8A73A4_CLK_THERMAL 22
  52. #define R8A73A4_CLK_IIC8 15
  53. #endif /* __DT_BINDINGS_CLOCK_R8A73A4_H__ */