wm8505fb_regs.h 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * GOVR registers list for WM8505 chips
  4. *
  5. * Copyright (C) 2010 Ed Spiridonov <[email protected]>
  6. * Based on VIA/WonderMedia wm8510-govrh-reg.h
  7. * http://github.com/projectgus/kernel_wm8505/blob/wm8505_2.6.29/
  8. * drivers/video/wmt/register/wm8510/wm8510-govrh-reg.h
  9. */
  10. #ifndef _WM8505FB_REGS_H
  11. #define _WM8505FB_REGS_H
  12. /*
  13. * Color space select register, default value 0x1c
  14. * BIT0 GOVRH_DVO_YUV2RGB_ENABLE
  15. * BIT1 GOVRH_VGA_YUV2RGB_ENABLE
  16. * BIT2 GOVRH_RGB_MODE
  17. * BIT3 GOVRH_DAC_CLKINV
  18. * BIT4 GOVRH_BLANK_ZERO
  19. */
  20. #define WMT_GOVR_COLORSPACE 0x1e4
  21. /*
  22. * Another colorspace select register, default value 1
  23. * BIT0 GOVRH_DVO_RGB
  24. * BIT1 GOVRH_DVO_YUV422
  25. */
  26. #define WMT_GOVR_COLORSPACE1 0x30
  27. #define WMT_GOVR_CONTRAST 0x1b8
  28. #define WMT_GOVR_BRGHTNESS 0x1bc /* incompatible with RGB? */
  29. /* Framubeffer address */
  30. #define WMT_GOVR_FBADDR 0x90
  31. #define WMT_GOVR_FBADDR1 0x94 /* UV offset in YUV mode */
  32. /* Offset of visible window */
  33. #define WMT_GOVR_XPAN 0xa4
  34. #define WMT_GOVR_YPAN 0xa0
  35. #define WMT_GOVR_XRES 0x98
  36. #define WMT_GOVR_XRES_VIRTUAL 0x9c
  37. #define WMT_GOVR_MIF_ENABLE 0x80
  38. #define WMT_GOVR_FHI 0xa8
  39. #define WMT_GOVR_REG_UPDATE 0xe4
  40. /*
  41. * BIT0 GOVRH_DVO_OUTWIDTH
  42. * BIT1 GOVRH_DVO_SYNC_POLAR
  43. * BIT2 GOVRH_DVO_ENABLE
  44. */
  45. #define WMT_GOVR_DVO_SET 0x148
  46. /* Timing generator? */
  47. #define WMT_GOVR_TG 0x100
  48. /* Timings */
  49. #define WMT_GOVR_TIMING_H_ALL 0x108
  50. #define WMT_GOVR_TIMING_V_ALL 0x10c
  51. #define WMT_GOVR_TIMING_V_START 0x110
  52. #define WMT_GOVR_TIMING_V_END 0x114
  53. #define WMT_GOVR_TIMING_H_START 0x118
  54. #define WMT_GOVR_TIMING_H_END 0x11c
  55. #define WMT_GOVR_TIMING_V_SYNC 0x128
  56. #define WMT_GOVR_TIMING_H_SYNC 0x12c
  57. #endif /* _WM8505FB_REGS_H */